{"id":"https://openalex.org/W2127971476","doi":"https://doi.org/10.1109/iscas.2006.1693060","title":"Full-Duplex Link Implementation using Dual-Rail Encoding and Multiple-Valued Current-Mode Logic","display_name":"Full-Duplex Link Implementation using Dual-Rail Encoding and Multiple-Valued Current-Mode Logic","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2127971476","doi":"https://doi.org/10.1109/iscas.2006.1693060","mag":"2127971476"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061073517","display_name":"Ethiopia Nigussie","orcid":"https://orcid.org/0000-0002-2043-4274"},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]},{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI","PK"],"is_corresponding":false,"raw_author_name":"E. Nigussie","raw_affiliation_strings":["Communication Systems Laboratory, Department of Information Technology, University of Turku, Turku, Finland","Dept. of Inf. Technol., Turku Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication Systems Laboratory, Department of Information Technology, University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Dept. of Inf. Technol., Turku Univ","institution_ids":["https://openalex.org/I1323252656","https://openalex.org/I155660961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075314597","display_name":"Juha Plosila","orcid":"https://orcid.org/0000-0003-4018-5495"},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]},{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI","PK"],"is_corresponding":false,"raw_author_name":"J. Plosila","raw_affiliation_strings":["Communication Systems Laboratory, Department of Information Technology, University of Turku, Turku, Finland","Dept. of Inf. Technol., Turku Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication Systems Laboratory, Department of Information Technology, University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Dept. of Inf. Technol., Turku Univ","institution_ids":["https://openalex.org/I1323252656","https://openalex.org/I155660961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055846108","display_name":"Jouni Isoaho","orcid":"https://orcid.org/0000-0002-5789-3992"},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]},{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI","PK"],"is_corresponding":false,"raw_author_name":"J. Isoaho","raw_affiliation_strings":["Communication Systems Laboratory, Department of Information Technology, University of Turku, Turku, Finland","Dept. of Inf. Technol., Turku Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication Systems Laboratory, Department of Information Technology, University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Dept. of Inf. Technol., Turku Univ","institution_ids":["https://openalex.org/I1323252656","https://openalex.org/I155660961"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.577,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72444896,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2217","last_page":"2220"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6581761240959167},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.6517845988273621},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.6067628860473633},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.5994819402694702},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5503841042518616},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5323828458786011},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5295572876930237},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5103018283843994},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4211879372596741},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4175228774547577},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.41370105743408203},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3757988512516022},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24573317170143127},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.22587686777114868},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19835349917411804},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.1379651427268982}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6581761240959167},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.6517845988273621},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.6067628860473633},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.5994819402694702},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5503841042518616},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5323828458786011},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5295572876930237},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5103018283843994},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4211879372596741},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4175228774547577},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.41370105743408203},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3757988512516022},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24573317170143127},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.22587686777114868},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19835349917411804},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1379651427268982}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2103276472","https://openalex.org/W2119581127","https://openalex.org/W2133595964","https://openalex.org/W2153526788","https://openalex.org/W4231905827","https://openalex.org/W4255289546"],"related_works":["https://openalex.org/W2948898796","https://openalex.org/W2115523094","https://openalex.org/W1991539879","https://openalex.org/W2124260068","https://openalex.org/W68459980","https://openalex.org/W2095875220","https://openalex.org/W1966891534","https://openalex.org/W2157982046","https://openalex.org/W2098686588","https://openalex.org/W2118747035"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"the":[5,20,24,42,57,80,88,92],"circuit":[6,105],"implementation":[7],"of":[8,23,44,91],"a":[9,33,115],"new":[10],"asynchronous":[11],"on-chip":[12],"link":[13,25,31,93],"structure,":[14],"where":[15],"two":[16],"modules":[17],"placed":[18],"on":[19],"opposite":[21],"sides":[22],"can":[26],"exchange":[27],"data":[28],"simultaneously.":[29],"The":[30,61,104],"uses":[32],"special":[34],"communication":[35,45],"protocol":[36],"called":[37],"2-color":[38],"1-phase":[39],"in":[40],"which":[41],"number":[43],"actions":[46],"per":[47],"transfer":[48],"is":[49,72,94,106],"only":[50],"one,":[51],"making":[52],"it":[53],"potentially":[54],"faster":[55],"than":[56],"conventional":[58],"handshake-based":[59],"protocols.":[60],"transceiver":[62],"circuits":[63],"are":[64],"designed":[65,107],"using":[66,84,110],"multiple-valued":[67],"current-mode":[68],"logic,":[69],"linear":[70],"summation":[71],"implemented":[73],"by":[74],"wiring":[75],"without":[76],"active":[77],"devices":[78],"simplifying":[79],"resulting":[81],"circuitry.":[82],"By":[83],"90mV":[85],"voltage":[86],"swing":[87],"power":[89],"consumption":[90],"16mW":[95],"for":[96],"178ps":[97],"propagation":[98],"delay":[99],"and":[100,108],"2mm":[101],"interconnect":[102],"length.":[103],"simulated":[109],"Cadence":[111],"Analog":[112],"Spectre":[113],"with":[114],"0.13mum":[116],"CMOS":[117],"technology":[118]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}