{"id":"https://openalex.org/W1540085841","doi":"https://doi.org/10.1109/iscas.2006.1693032","title":"Modeling and Verification of High-Speed Wired Links with Verilog-AMS","display_name":"Modeling and Verification of High-Speed Wired Links with Verilog-AMS","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1540085841","doi":"https://doi.org/10.1109/iscas.2006.1693032","mag":"1540085841"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693032","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693032","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008545963","display_name":"Ming-ta Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ming-ta Hsieh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","Dept. of Electr. & Comput. Eng., Minnesota Univ., , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Minnesota Univ., , USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041064476","display_name":"Gerald E. Sobelman","orcid":"https://orcid.org/0000-0002-4415-7320"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.E. Sobelman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","Dept. of Electr. & Comput. Eng., Minnesota Univ., , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Minnesota Univ., , USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.05269047,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2105","last_page":"2108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8191186189651489},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7836588621139526},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6761418581008911},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6402273774147034},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5421181321144104},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5141873359680176},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.469178706407547},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3773632049560547},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31026339530944824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11692789196968079},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08666375279426575}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8191186189651489},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7836588621139526},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6761418581008911},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6402273774147034},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5421181321144104},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5141873359680176},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.469178706407547},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3773632049560547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31026339530944824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11692789196968079},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08666375279426575},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693032","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693032","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1527227073","https://openalex.org/W2098340593","https://openalex.org/W2110623776","https://openalex.org/W2110850179","https://openalex.org/W2111353004","https://openalex.org/W2130871714","https://openalex.org/W2161838824","https://openalex.org/W2227196199","https://openalex.org/W4242619554","https://openalex.org/W6631523650","https://openalex.org/W6683948003","https://openalex.org/W6689122587"],"related_works":["https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2063218591","https://openalex.org/W4210326786","https://openalex.org/W2117342402","https://openalex.org/W2539742022"],"abstract_inverted_index":{"Behavioral":[0],"modeling":[1,46],"with":[2,28],"virtual":[3],"built-in":[4],"self-test":[5],"verification":[6],"of":[7,23,38],"high-speed":[8],"wired":[9],"link":[10],"designs":[11],"is":[12,19,40],"described":[13],"in":[14],"this":[15],"paper.":[16],"Our":[17],"procedure":[18],"based":[20],"on":[21,52],"principles":[22],"top-down":[24],"mixed-signal":[25],"design":[26,69],"combined":[27],"a":[29],"behavioral":[30],"description":[31],"language":[32],"and":[33,67,73],"mixed-mode":[34],"simulations.":[35],"The":[36],"use":[37],"Verilog-AMS":[39],"applied":[41],"not":[42],"only":[43],"to":[44],"circuit":[45,63],"but":[47],"also":[48],"for":[49],"representing":[50],"noise":[51],"the":[53],"input":[54],"signal.":[55],"This":[56],"approach":[57],"provides":[58],"system-level":[59],"jitter":[60],"tolerance":[61],"estimation,":[62],"critical":[64],"path":[65],"search":[66],"overall":[68],"verification.":[70],"Coding":[71],"examples":[72],"simulation":[74],"results":[75],"are":[76],"included.":[77]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}