{"id":"https://openalex.org/W2119524512","doi":"https://doi.org/10.1109/iscas.2006.1693024","title":"Design Methodology for Global Resonant H-Tree Clock Distribution Networks","display_name":"Design Methodology for Global Resonant H-Tree Clock Distribution Networks","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2119524512","doi":"https://doi.org/10.1109/iscas.2006.1693024","mag":"2119524512"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082608301","display_name":"Jonathan Rosenfeld","orcid":null},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Rosenfeld","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","Dept. of Electr. & Comput. Eng.,, Rochester Univ., NY"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Rochester Univ., NY","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","Dept. of Electr. & Comput. Eng.,, Rochester Univ., NY"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Rochester Univ., NY","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5082608301"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":3.0087,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.91113634,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"2073","last_page":"2076"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7515475749969482},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6579083204269409},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.593650221824646},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5918914079666138},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.554535984992981},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.49718859791755676},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.48753640055656433},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.47945156693458557},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4773012399673462},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4754045903682709},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.45507872104644775},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44172993302345276},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43306994438171387},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42908918857574463},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4258500635623932},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3554086685180664},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3188777565956116},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20315861701965332},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15364187955856323},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1043214499950409}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7515475749969482},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6579083204269409},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.593650221824646},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5918914079666138},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.554535984992981},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.49718859791755676},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.48753640055656433},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.47945156693458557},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4773012399673462},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4754045903682709},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.45507872104644775},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44172993302345276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43306994438171387},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42908918857574463},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4258500635623932},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3554086685180664},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3188777565956116},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20315861701965332},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15364187955856323},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1043214499950409},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1590076604","https://openalex.org/W1593557778","https://openalex.org/W1949438111","https://openalex.org/W1984845646","https://openalex.org/W2051282520","https://openalex.org/W2097884286","https://openalex.org/W2100351165","https://openalex.org/W2111098826","https://openalex.org/W2122724421","https://openalex.org/W2127033010","https://openalex.org/W2128060653","https://openalex.org/W2128128047","https://openalex.org/W2137807823","https://openalex.org/W2163064110","https://openalex.org/W2169287990","https://openalex.org/W2332930729","https://openalex.org/W2367510761","https://openalex.org/W2542112991","https://openalex.org/W2798875205","https://openalex.org/W3143002681","https://openalex.org/W4233569121","https://openalex.org/W4253687614"],"related_works":["https://openalex.org/W2282665643","https://openalex.org/W2087612346","https://openalex.org/W2141173693","https://openalex.org/W2164715378","https://openalex.org/W2144402314","https://openalex.org/W2075400577","https://openalex.org/W2144518356","https://openalex.org/W1933111433","https://openalex.org/W2121694082","https://openalex.org/W1526416583"],"abstract_inverted_index":{"Design":[0],"guidelines":[1],"for":[2],"resonant":[3,20,35,64],"H-tree":[4,21,36,65],"clock":[5,37,71],"distribution":[6,38],"networks":[7],"are":[8],"presented":[9,55],"in":[10,73],"this":[11],"paper.":[12],"A":[13,51],"distributed":[14],"model":[15,47],"of":[16,27,60,97,106],"a":[17,61,68,74],"two":[18,62],"level":[19,63],"is":[22,42,54],"presented,":[23],"supporting":[24],"the":[25,45,58,93,98,103,107,111],"design":[26,59,81,86],"low":[28,30,33],"power,":[29],"skew,":[31],"and":[32,48,101,110],"jitter":[34],"networks.":[39],"Excellent":[40],"agreement":[41],"shown":[43],"between":[44],"proposed":[46],"SpectraS":[49],"simulations.":[50],"case":[52],"study":[53],"that":[56],"demonstrates":[57],"network,":[66],"distributing":[67],"5":[69],"GHz":[70],"signal":[72],"TSMC":[75],"0.18":[76],"mum":[77],"CMOS":[78],"technology.":[79],"The":[80],"methodology":[82],"enables":[83],"tradeoffs":[84],"among":[85],"variables":[87],"to":[88],"be":[89],"examined,":[90],"such":[91],"as":[92],"operating":[94],"frequency,":[95],"size":[96],"on-chip":[99],"inductors":[100],"capacitors,":[102],"output":[104],"resistance":[105],"driving":[108],"buffer,":[109],"interconnect":[112],"width":[113]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}