{"id":"https://openalex.org/W1893613962","doi":"https://doi.org/10.1109/iscas.2006.1692992","title":"On-chip and inter-chip networks for modeling large-scale neural systems","display_name":"On-chip and inter-chip networks for modeling large-scale neural systems","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1893613962","doi":"https://doi.org/10.1109/iscas.2006.1692992","mag":"1893613962"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083177159","display_name":"Steve Furber","orcid":"https://orcid.org/0000-0002-6524-3367"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"S. Furber","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Sch. of Comput. Sci., Manchester Univ., UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Sch. of Comput. Sci., Manchester Univ., UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047132316","display_name":"Steve Temple","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. Temple","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","Sch. of Comput. Sci., Manchester Univ., UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Sch. of Comput. Sci., Manchester Univ., UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060418055","display_name":"A.D. Brown","orcid":"https://orcid.org/0000-0002-0700-9433"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Brown","raw_affiliation_strings":["Department of Electronics and Computer Science, University of Southampton, Southampton, Hampshire, UK","[Department of Electronics and Computer Science, University of Southampton, Southampton, Hampshire, UK]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Science, University of Southampton, Southampton, Hampshire, UK","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"[Department of Electronics and Computer Science, University of Southampton, Southampton, Hampshire, UK]","institution_ids":["https://openalex.org/I43439940"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083177159"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":6.0175,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.96124862,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7977765798568726},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6821630001068115},{"id":"https://openalex.org/keywords/spike","display_name":"Spike (software development)","score":0.587135374546051},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.580011248588562},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.572051465511322},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5397418737411499},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5337677001953125},{"id":"https://openalex.org/keywords/multicast","display_name":"Multicast","score":0.5319234132766724},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.5289974808692932},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.515159010887146},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5062695741653442},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4887964427471161},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4488806128501892},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.41515910625457764},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.41356226801872253},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33384057879447937},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1156352162361145},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10331657528877258},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09420731663703918},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08460217714309692}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7977765798568726},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6821630001068115},{"id":"https://openalex.org/C2781390188","wikidata":"https://www.wikidata.org/wiki/Q25203449","display_name":"Spike (software development)","level":2,"score":0.587135374546051},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.580011248588562},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.572051465511322},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5397418737411499},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5337677001953125},{"id":"https://openalex.org/C32295351","wikidata":"https://www.wikidata.org/wiki/Q899288","display_name":"Multicast","level":2,"score":0.5319234132766724},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.5289974808692932},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.515159010887146},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5062695741653442},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4887964427471161},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4488806128501892},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.41515910625457764},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.41356226801872253},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33384057879447937},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1156352162361145},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10331657528877258},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09420731663703918},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08460217714309692},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2006.1692992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/981f7704-f02d-4699-b07f-1065e90dbe45","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/981f7704-f02d-4699-b07f-1065e90dbe45","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Furber, S B, Temple, S & Brown, A D 2006, On-chip and inter-chip networks for modeling large-scale neural systems. in ISCAS. IEEE, International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece, 1/01/24. https://doi.org/10.1109/ISCAS.2006.1692992","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.atira.dk:publications/981f7704-f02d-4699-b07f-1065e90dbe45","is_oa":false,"landing_page_url":"http://dblp.uni-trier.de/db/conf/iscas/iscas2006.html#FurberTB06","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Furber, S B, Temple, S & Brown, A D 2006, On-chip and inter-chip networks for modeling large-scale neural systems. in ISCAS. IEEE, International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece, 1/01/24. https://doi.org/10.1109/ISCAS.2006.1692992","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1538471030","https://openalex.org/W1988238855","https://openalex.org/W2016332144","https://openalex.org/W2031273683","https://openalex.org/W2135113699","https://openalex.org/W2139882509","https://openalex.org/W2157239334","https://openalex.org/W4236279483","https://openalex.org/W6680854182"],"related_works":["https://openalex.org/W2542565870","https://openalex.org/W4306175885","https://openalex.org/W4312604567","https://openalex.org/W4387390134","https://openalex.org/W2165312143","https://openalex.org/W4251092571","https://openalex.org/W4297619707","https://openalex.org/W2583316550","https://openalex.org/W3110622310","https://openalex.org/W2135981148"],"abstract_inverted_index":{"The":[0,43,73],"real-time":[1,91],"modeling":[2,76],"of":[3,6,15,53,93],"large":[4],"systems":[5,97],"spiking":[7,95],"neurons":[8],"is":[9,46,82],"computationally":[10],"very":[11],"demanding":[12],"in":[13],"terms":[14],"processing":[16],"power,":[17],"synaptic":[18],"weight":[19],"memory":[20],"requirements":[21],"and":[22,79,81],"communication":[23],"throughput.":[24],"We":[25],"propose":[26],"to":[27,84],"build":[28],"a":[29,36,47,59,86],"high-performance":[30],"computer":[31],"for":[32,89],"this":[33],"purpose":[34],"with":[35],"multicast":[37],"communications":[38],"infrastructure":[39],"inspired":[40],"by":[41,58],"neurobiology.":[42],"core":[44],"component":[45],"chip":[48],"multiprocessor":[49],"incorporating":[50],"some":[51],"tens":[52],"small":[54],"embedded":[55],"processors,":[56],"interconnected":[57],"NoC":[60],"that":[61],"carries":[62],"spike":[63],"events":[64],"between":[65],"processors":[66],"on":[67],"the":[68,90],"same":[69],"or":[70],"different":[71],"chips.":[72],"design":[74],"emphasizes":[75],"flexibility,":[77],"power-efficiency,":[78],"fault-tolerance,":[80],"intended":[83],"yield":[85],"general-purpose":[87],"platform":[88],"simulation":[92],"large-scale":[94],"neural":[96]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}