{"id":"https://openalex.org/W1578574147","doi":"https://doi.org/10.1109/iscas.2006.1692985","title":"A Bidirectional Linear Semi-Systolic Architecture for DCT-Domain Image Resizing Processor","display_name":"A Bidirectional Linear Semi-Systolic Architecture for DCT-Domain Image Resizing Processor","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1578574147","doi":"https://doi.org/10.1109/iscas.2006.1692985","mag":"1578574147"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101751934","display_name":"Abir Das","orcid":"https://orcid.org/0000-0002-2327-1618"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"A.K. Das","raw_affiliation_strings":["School of Information Technology, Indian Institute of Technology, Kharagpur, India","Sch. of Inf. Technol., Indian Inst. of Technol., Kharagpur"],"affiliations":[{"raw_affiliation_string":"School of Information Technology, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Sch. of Inf. Technol., Indian Inst. of Technol., Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030936455","display_name":"Soumya K. Ghosh","orcid":"https://orcid.org/0000-0001-8359-581X"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S.K. Ghosh","raw_affiliation_strings":["School of Information Technology, Indian Institute of Technology, Kharagpur, India","Sch. of Inf. Technol., Indian Inst. of Technol., Kharagpur"],"affiliations":[{"raw_affiliation_string":"School of Information Technology, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Sch. of Inf. Technol., Indian Inst. of Technol., Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101751934"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05982523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"1916","last_page":"1920"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.8522406816482544},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7504589557647705},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7115849852561951},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5831572413444519},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4754366874694824},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4694148004055023},{"id":"https://openalex.org/keywords/resizing","display_name":"Resizing","score":0.4617564380168915},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.4577776789665222},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4545350670814514},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.3344036936759949},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21406212449073792},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14762642979621887}],"concepts":[{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.8522406816482544},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7504589557647705},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7115849852561951},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5831572413444519},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4754366874694824},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4694148004055023},{"id":"https://openalex.org/C56281022","wikidata":"https://www.wikidata.org/wiki/Q11308039","display_name":"Resizing","level":3,"score":0.4617564380168915},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.4577776789665222},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4545350670814514},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.3344036936759949},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21406212449073792},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14762642979621887},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C105639569","wikidata":"https://www.wikidata.org/wiki/Q582577","display_name":"Economic policy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C2910001868","wikidata":"https://www.wikidata.org/wiki/Q458","display_name":"European union","level":2,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1974118145","https://openalex.org/W2081302356","https://openalex.org/W2103628306","https://openalex.org/W2105815873","https://openalex.org/W2124016871","https://openalex.org/W2161707015"],"related_works":["https://openalex.org/W2165313046","https://openalex.org/W2094130026","https://openalex.org/W2022568231","https://openalex.org/W2143176207","https://openalex.org/W2038682752","https://openalex.org/W1988237207","https://openalex.org/W2142131433","https://openalex.org/W2382729611","https://openalex.org/W2148049933","https://openalex.org/W4256482548"],"abstract_inverted_index":{"In":[0],"recent":[1],"times,":[2],"there":[3],"is":[4,70],"an":[5,52],"increasing":[6],"interest":[7],"in":[8,23],"compressed-domain":[9],"image":[10,39,46,60,78],"analysis":[11],"and":[12,107],"its":[13],"VLSI":[14,56,111],"implementation":[15,57,112],"due":[16],"to":[17],"extensive":[18],"use":[19,90],"multimedia":[20],"communication,":[21],"specially":[22],"mobile":[24],"devices.":[25],"This":[26,68],"paper":[27],"deals":[28],"with":[29,63],"the":[30,73,76,86,99,103],"semi":[31],"systolic":[32,92],"architecture":[33],"of":[34,75,85,91,98,105],"DCT-based":[35],"(discrete":[36],"cosine":[37],"transform)":[38],"resizing":[40,61,79],"processor":[41],"as":[42,94],"a":[43,82,95],"compressed":[44],"domain":[45],"processing":[47,84,96],"element.":[48],"Further,":[49],"we":[50],"propose":[51],"efficient":[53],"method":[54,69],"for":[55,58,110],"DCT-domain":[59,77],"transformation":[62],"bidirectional":[64],"linear":[65],"semi-systolic":[66],"array.":[67],"developed":[71],"from":[72],"investigation":[74],"operation":[80],"through":[81],"parallel":[83],"matrix":[87,100],"operations.":[88],"The":[89],"arrays":[93],"block":[97],"operations":[101],"reduces":[102],"number":[104],"computation":[106],"also":[108],"amenable":[109]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}