{"id":"https://openalex.org/W1510082855","doi":"https://doi.org/10.1109/iscas.2006.1692947","title":"Library of structural analog cell macromodels for design of continuous-time reconfigurable \u0394\u03a3 modulators","display_name":"Library of structural analog cell macromodels for design of continuous-time reconfigurable \u0394\u03a3 modulators","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1510082855","doi":"https://doi.org/10.1109/iscas.2006.1692947","mag":"1510082855"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101766360","display_name":"Ying Wei","orcid":"https://orcid.org/0000-0002-7552-3557"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ying Wei","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, NY, USA","Dept. of Electr. & Comput. Eng., Stony Brook Univ., NY#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, NY, USA","institution_ids":["https://openalex.org/I59553526"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Stony Brook Univ., NY#TAB#","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080972445","display_name":"Alex Doboli","orcid":"https://orcid.org/0000-0003-2472-4014"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Doboli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, NY, USA","Dept. of Electr. & Comput. Eng., Stony Brook Univ., NY#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, NY, USA","institution_ids":["https://openalex.org/I59553526"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Stony Brook Univ., NY#TAB#","institution_ids":["https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101766360"],"corresponding_institution_ids":["https://openalex.org/I59553526"],"apc_list":null,"apc_paid":null,"fwci":0.837,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.73225981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.8195046186447144},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.600684404373169},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5342497229576111},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4833771586418152},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4799916446208954},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.45574143528938293},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.45301228761672974},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44982922077178955},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4320949912071228},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.37967461347579956},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.3611128032207489},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3207377791404724},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21599122881889343},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09354263544082642}],"concepts":[{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.8195046186447144},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.600684404373169},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5342497229576111},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4833771586418152},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4799916446208954},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.45574143528938293},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.45301228761672974},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44982922077178955},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4320949912071228},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.37967461347579956},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.3611128032207489},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3207377791404724},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21599122881889343},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09354263544082642}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1580114010","https://openalex.org/W2012204534","https://openalex.org/W2036679615","https://openalex.org/W2100755568","https://openalex.org/W2104187735","https://openalex.org/W2108969605","https://openalex.org/W2116955129","https://openalex.org/W2120134802","https://openalex.org/W2133428059","https://openalex.org/W2161359911","https://openalex.org/W6634586135","https://openalex.org/W6653504118"],"related_works":["https://openalex.org/W2007222089","https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W1976825283","https://openalex.org/W272196929","https://openalex.org/W2109598287","https://openalex.org/W2942559329","https://openalex.org/W2081795747"],"abstract_inverted_index":{"The":[0,102],"design":[1,30,121,135],"of":[2,42,61,122],"reconfigurable":[3],"DeltaSigma":[4,69,100],"modulators":[5],"requires":[6],"cumbersome":[7],"circuit-level":[8,26,109,130],"simulations.":[9],"Besides":[10],"the":[11,20,29,95,106],"challenges":[12],"inherent":[13],"to":[14,93,132],"high-performance":[15],"analog-to-digital":[16],"converter":[17],"(ADC)":[18],"design,":[19],"gap":[21],"between":[22],"system-level":[23],"specification":[24],"and":[25,34,50,82,111],"implementation":[27],"makes":[28,119],"even":[31],"more":[32,125],"difficult":[33],"inefficient.":[35],"Circuit":[36],"macromodels":[37,63,76],"are":[38,91],"an":[39],"efficient":[40,126],"way":[41],"tackling":[43],"these":[44],"problems":[45],"by":[46,127],"speeding":[47],"up":[48],"simulation":[49],"offering":[51],"insight":[52],"into":[53],"circuit":[54,115],"design.":[55,71],"This":[56],"paper":[57],"presents":[58],"a":[59,133],"library":[60,104],"structural":[62,75],"customized":[64],"for":[65,77],"cells":[66,90],"used":[67,92],"in":[68,98],"modulator":[70],"We":[72],"present":[73],"original":[74],"two":[78],"operational":[79,84],"amplifier":[80,86],"(opamp)":[81],"one":[83],"transconductor":[85],"(OTA)":[87],"circuits.":[88],"These":[89],"implement":[94],"loop":[96],"filter":[97],"continuous-time":[99],"modulators.":[101],"proposed":[103],"helps":[105],"designer":[107],"capture":[108],"constrains":[110],"tradeoffs":[112],"before":[113],"doing":[114],"implementation.":[116],"It":[117],"also":[118],"top-down":[120],"analog":[123],"circuits":[124],"meaningful":[128],"abstracting":[129],"parameters":[131],"higher":[134],"level":[136]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}