{"id":"https://openalex.org/W1592594494","doi":"https://doi.org/10.1109/iscas.2006.1692939","title":"A Very High Performance Address BUS Encoder","display_name":"A Very High Performance Address BUS Encoder","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1592594494","doi":"https://doi.org/10.1109/iscas.2006.1692939","mag":"1592594494"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034231760","display_name":"Hadi Parandeh-Afshar","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"H. Parandeh-Afshar","raw_affiliation_strings":["Nanoelectronics Center of Excellence School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","Sch. of Electr. & Comput. Eng., Tehran Univ"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics Center of Excellence School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Tehran Univ","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Afzali-Kusha","raw_affiliation_strings":["Nanoelectronics Center of Excellence School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","Sch. of Electr. & Comput. Eng., Tehran Univ"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics Center of Excellence School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Tehran Univ","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048803081","display_name":"A. Khakifirooz","orcid":"https://orcid.org/0000-0003-3555-0486"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]},{"id":"https://openalex.org/I4210143979","display_name":"Systems Technology (United States)","ror":"https://ror.org/04cv8g472","country_code":"US","type":"company","lineage":["https://openalex.org/I4210143979"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Khakifirooz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Microsystems Technology Laboratories, Massachusetts Institute of Technology, USA","[Department of Electrical and Computer Engineering, Microsystems Technology Laboratories, Massachusetts Institute of Technology, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Microsystems Technology Laboratories, Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I4210143979","https://openalex.org/I63966007"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, Microsystems Technology Laboratories, Massachusetts Institute of Technology, USA]","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034231760"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":1.1283,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.77515731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1731","last_page":"1734"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.883812665939331},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.7981606721878052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7742428779602051},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5115102529525757},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4984855651855469},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4530404210090637},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.4356393814086914},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.404599130153656},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32347506284713745},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26627177000045776},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23843103647232056},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07805377244949341},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06506091356277466}],"concepts":[{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.883812665939331},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.7981606721878052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7742428779602051},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5115102529525757},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4984855651855469},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4530404210090637},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.4356393814086914},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.404599130153656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32347506284713745},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26627177000045776},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23843103647232056},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07805377244949341},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06506091356277466},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2097065626","https://openalex.org/W2110113956","https://openalex.org/W2125056453","https://openalex.org/W2156141410","https://openalex.org/W2161280215","https://openalex.org/W4254268359","https://openalex.org/W6678786253"],"related_works":["https://openalex.org/W2368824897","https://openalex.org/W1508050556","https://openalex.org/W1910862367","https://openalex.org/W1950940422","https://openalex.org/W2379365082","https://openalex.org/W2370747590","https://openalex.org/W2030109976","https://openalex.org/W2369260257","https://openalex.org/W2129146436","https://openalex.org/W2389120450"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"very":[4],"fast":[5],"and":[6,32,42],"low-power":[7],"address":[8,16],"bus":[9,17],"encoder":[10,31],"which":[11],"is":[12,22,53],"less":[13],"dependent":[14],"on":[15],"width.":[18],"Its":[19],"encoding":[20,27],"scheme":[21],"the":[23,39,43,48],"same":[24],"as":[25],"TO-XOR":[26,61],"method":[28],"but":[29],"its":[30],"decoder":[33],"architectures":[34],"are":[35],"much":[36],"faster.":[37],"Both":[38],"analytical":[40],"analysis":[41],"simulation":[44],"results":[45],"show":[46],"that":[47],"delay":[49,58],"of":[50,57,59],"proposed":[51],"architecture":[52],"about":[54],"one":[55],"third":[56],"optimized":[60],"encoder/decoder":[62]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}