{"id":"https://openalex.org/W2170134726","doi":"https://doi.org/10.1109/iscas.2006.1692906","title":"A portable specification of zero-overhead looping control hardware applied to embedded processors","display_name":"A portable specification of zero-overhead looping control hardware applied to embedded processors","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2170134726","doi":"https://doi.org/10.1109/iscas.2006.1692906","mag":"2170134726"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011453386","display_name":"Nikolaos Kavvadias","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Kavvadias","raw_affiliation_strings":["Section of Electronics and Computers, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Section of Electronics and Computers, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023894427","display_name":"S. Nikolaidis","orcid":"https://orcid.org/0000-0002-9794-8062"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Nikolaidis","raw_affiliation_strings":["Section of Electronics and Computers, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Section of Electronics and Computers, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"e85 a","issue":null,"first_page":"1599","last_page":"1602"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8052586317062378},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7802075147628784},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6350948810577393},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.531227171421051},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47327920794487},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4417581558227539},{"id":"https://openalex.org/keywords/loop-fission","display_name":"Loop fission","score":0.43269044160842896},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4182438850402832},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41174110770225525},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23199889063835144}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8052586317062378},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7802075147628784},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6350948810577393},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.531227171421051},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47327920794487},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4417581558227539},{"id":"https://openalex.org/C134718785","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fission","level":3,"score":0.43269044160842896},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4182438850402832},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41174110770225525},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23199889063835144}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1487747866","https://openalex.org/W1491178396","https://openalex.org/W1564749293","https://openalex.org/W1603717301","https://openalex.org/W2007427290","https://openalex.org/W2043785486","https://openalex.org/W2070830793","https://openalex.org/W2113558024","https://openalex.org/W2117088439","https://openalex.org/W2159182073","https://openalex.org/W2171697422","https://openalex.org/W2911278123","https://openalex.org/W6633640329","https://openalex.org/W6636251665"],"related_works":["https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W3146558274","https://openalex.org/W4246454774","https://openalex.org/W2162051035","https://openalex.org/W1597127505"],"abstract_inverted_index":{"Looping":[0],"operations":[1],"impose":[2],"a":[3,29,49,70,74],"significant":[4],"bottleneck":[5],"to":[6,105,109],"achieving":[7],"better":[8],"computational":[9],"efficiency":[10],"for":[11,54,97,117],"embedded":[12,19],"applications.":[13],"To":[14],"confront":[15],"this":[16,47,118],"problem":[17],"on":[18],"RISC":[20,111],"processors,":[21,112],"an":[22],"architectural":[23],"modification":[24],"involving":[25],"the":[26,56,86],"integration":[27],"of":[28,59,73,88],"zero-overhead":[30],"loop":[31,39,57],"controller":[32],"(ZOLC)":[33],"has":[34],"been":[35],"suggested,":[36],"supporting":[37],"arbitrary":[38],"structures":[40],"with":[41],"multiple-entry":[42],"and":[43],"multiple-exit":[44],"nodes.":[45],"In":[46],"paper,":[48],"graph":[50],"formalism":[51],"is":[52,77,103],"introduced":[53],"representing":[55],"structure":[58],"application":[60],"programs,":[61],"which":[62,81],"can":[63,82],"assist":[64],"in":[65,79,85],"ZOLC":[66,75],"code":[67],"synthesis.":[68],"Also,":[69],"portable":[71],"description":[72,102],"component":[76],"given":[78],"detail,":[80],"be":[83,106],"exploited":[84],"scope":[87],"RTL":[89],"synthesis,":[90],"compiler":[91],"optimizations":[92],"or":[93],"assembly":[94],"level":[95],"transformations":[96],"enabling":[98],"its":[99],"utilization.":[100],"This":[101],"designed":[104],"easily":[107],"retargetable":[108],"single-issue":[110],"requiring":[113],"only":[114],"minimal":[115],"effort":[116],"task":[119]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}