{"id":"https://openalex.org/W1896917366","doi":"https://doi.org/10.1109/iscas.2006.1692899","title":"Optimized QPSK modulator for DVB-S applications","display_name":"Optimized QPSK modulator for DVB-S applications","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1896917366","doi":"https://doi.org/10.1109/iscas.2006.1692899","mag":"1896917366"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"G.C. Cardarilli","raw_affiliation_strings":["Department of Electrical Engineering, University of Roma Tor Vergata, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044577243","display_name":"A. Del Re","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Del Re","raw_affiliation_strings":["Department of Electrical Engineering, University of Roma Tor Vergata, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Re","raw_affiliation_strings":["Department of Electrical Engineering, University of Roma Tor Vergata, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109067218","display_name":"L. Simone","orcid":null},"institutions":[{"id":"https://openalex.org/I2801562428","display_name":"Alenia Aermacchi","ror":"https://ror.org/05mmh5r64","country_code":"IT","type":"company","lineage":["https://openalex.org/I2801562428","https://openalex.org/I2802798279"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Simone","raw_affiliation_strings":["Alenia Spazio S.p.A., Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Alenia Spazio S.p.A., Rome, Italy","institution_ids":["https://openalex.org/I2801562428"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5028297120"],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.05811121,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"7","issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-shift-keying","display_name":"Phase-shift keying","score":0.8165493011474609},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7303138971328735},{"id":"https://openalex.org/keywords/digital-video-broadcasting","display_name":"Digital Video Broadcasting","score":0.7049553394317627},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6835578680038452},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5901556015014648},{"id":"https://openalex.org/keywords/communications-satellite","display_name":"Communications satellite","score":0.5570653676986694},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.4250178337097168},{"id":"https://openalex.org/keywords/satellite","display_name":"Satellite","score":0.4023052155971527},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3743159770965576},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35415077209472656},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.2588970363140106},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.23988506197929382},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2213229238986969},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.13075056672096252},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08733367919921875}],"concepts":[{"id":"https://openalex.org/C186378180","wikidata":"https://www.wikidata.org/wiki/Q4874866","display_name":"Phase-shift keying","level":4,"score":0.8165493011474609},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7303138971328735},{"id":"https://openalex.org/C551482933","wikidata":"https://www.wikidata.org/wiki/Q178562","display_name":"Digital Video Broadcasting","level":2,"score":0.7049553394317627},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6835578680038452},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5901556015014648},{"id":"https://openalex.org/C121308736","wikidata":"https://www.wikidata.org/wiki/Q149918","display_name":"Communications satellite","level":3,"score":0.5570653676986694},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.4250178337097168},{"id":"https://openalex.org/C19269812","wikidata":"https://www.wikidata.org/wiki/Q26540","display_name":"Satellite","level":2,"score":0.4023052155971527},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3743159770965576},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35415077209472656},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.2588970363140106},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.23988506197929382},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2213229238986969},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.13075056672096252},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08733367919921875},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1481646516","https://openalex.org/W1806907432","https://openalex.org/W2063678701","https://openalex.org/W2093112233","https://openalex.org/W2129816915","https://openalex.org/W4241849159","https://openalex.org/W4301036370"],"related_works":["https://openalex.org/W2386488234","https://openalex.org/W2347953688","https://openalex.org/W2157470465","https://openalex.org/W2116888164","https://openalex.org/W2111241003","https://openalex.org/W2133780524","https://openalex.org/W1563232508","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"the":[3,20,25,32,41,48],"implementation":[4],"of":[5,34],"a":[6,51],"multirate":[7],"QPSK":[8],"modulator":[9,13,49],"is":[10],"presented.":[11],"The":[12],"architecture":[14],"has":[15,43],"been":[16,44],"optimized":[17],"to":[18,30],"reduce":[19],"hardware":[21],"complexity":[22],"and":[23,37],"maximize":[24],"carrier":[26],"frequency":[27],"in":[28],"order":[29],"meet":[31],"requirements":[33],"deep":[35],"space":[36],"satellite":[38],"applications.":[39],"Finally,":[40],"performance":[42],"evaluated":[45],"by":[46],"implementing":[47],"on":[50],"Xilinx":[52],"XC2V3000":[53],"FPGA":[54]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}