{"id":"https://openalex.org/W1887854282","doi":"https://doi.org/10.1109/iscas.2006.1692887","title":"Realisation of asymmetrical complex filters in log-domain","display_name":"Realisation of asymmetrical complex filters in log-domain","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1887854282","doi":"https://doi.org/10.1109/iscas.2006.1692887","mag":"1887854282"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692887","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102069492","display_name":"Teplechuk MA","orcid":null},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Teplechuk MA","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, UK","Dept. of Electron. & Electr. Eng., Glasgow Univ.#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Glasgow Univ.#TAB#","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051601229","display_name":"J.L. Sewell","orcid":null},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J.L. Sewell","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, UK","Dept. of Electron. & Electr. Eng., Glasgow Univ.#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Glasgow Univ.#TAB#","institution_ids":["https://openalex.org/I7882870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102069492"],"corresponding_institution_ids":["https://openalex.org/I7882870"],"apc_list":null,"apc_paid":null,"fwci":0.279,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59326469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realisation","display_name":"Realisation","score":0.7751736044883728},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6043827533721924},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5745357871055603},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5458858013153076},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5249863862991333},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5137444734573364},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.48340192437171936},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.46045783162117004},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.45019131898880005},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41292405128479004},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25373169779777527},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2526414692401886},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1936483085155487},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08136963844299316}],"concepts":[{"id":"https://openalex.org/C2779462738","wikidata":"https://www.wikidata.org/wiki/Q17146409","display_name":"Realisation","level":2,"score":0.7751736044883728},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6043827533721924},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5745357871055603},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5458858013153076},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5249863862991333},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5137444734573364},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.48340192437171936},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.46045783162117004},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.45019131898880005},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41292405128479004},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25373169779777527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2526414692401886},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1936483085155487},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08136963844299316},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692887","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W330372241","https://openalex.org/W596343786","https://openalex.org/W2024084069","https://openalex.org/W2052395207","https://openalex.org/W2053098845","https://openalex.org/W2108605458","https://openalex.org/W2130386875","https://openalex.org/W2170213688","https://openalex.org/W7046453414"],"related_works":["https://openalex.org/W2961288924","https://openalex.org/W2810895613","https://openalex.org/W2075250579","https://openalex.org/W2789329261","https://openalex.org/W3016281454","https://openalex.org/W2538215832","https://openalex.org/W2187980447","https://openalex.org/W2567712142","https://openalex.org/W2050807172","https://openalex.org/W1725894279"],"abstract_inverted_index":{"A":[0,33],"fully":[1],"integrated":[2],"circuit":[3],"design":[4,24,55],"of":[5,25,35,43,52,57],"a":[6],"general":[7,58],"complex":[8],"function":[9],"is":[10,13,46],"developed.":[11],"It":[12],"realised":[14],"in":[15],"log-domain":[16],"since":[17],"this":[18],"technology":[19],"shows":[20],"good":[21],"potential":[22],"for":[23],"low-power,":[26],"high":[27],"frequency":[28],"and":[29,40],"high-dynamic":[30],"range":[31],"networks.":[32,60],"number":[34],"transistor-level":[36],"networks":[37,45],"are":[38],"developed":[39],"extensive":[41],"examination":[42],"these":[44],"carried":[47],"out":[48],"with":[49],"the":[50],"intention":[51],"determining":[53],"key":[54],"properties":[56],"complex-valued":[59]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}