{"id":"https://openalex.org/W1499054350","doi":"https://doi.org/10.1109/iscas.2006.1692873","title":"Hierarchical Exploration and Selection of Transistor-Topologies for Analog Circuit Design","display_name":"Hierarchical Exploration and Selection of Transistor-Topologies for Analog Circuit Design","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1499054350","doi":"https://doi.org/10.1109/iscas.2006.1692873","mag":"1499054350"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692873","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100364291","display_name":"Xiaoying Wang","orcid":"https://orcid.org/0000-0002-2436-0807"},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Xiaoying Wang","raw_affiliation_strings":["Department of Computer Science, University of Frankfurt am Main, Germany","[Dept. of Comput. Sci., Frankfurt Univ., Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Frankfurt am Main, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"[Dept. of Comput. Sci., Frankfurt Univ., Germany]","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038049766","display_name":"Lars Hedrich","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"L. Hedrich","raw_affiliation_strings":["Department of Computer Science, University of Frankfurt am Main, Germany","[Dept. of Comput. Sci., Frankfurt Univ., Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Frankfurt am Main, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"[Dept. of Comput. Sci., Frankfurt Univ., Germany]","institution_ids":["https://openalex.org/I114090438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.03424428,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1467","last_page":"1470"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.8804105520248413},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6611958146095276},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5457162857055664},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.5250622630119324},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5103976130485535},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.44793546199798584},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4103464186191559},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4010961651802063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23658117651939392},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1760149896144867},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12691602110862732},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10760584473609924}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.8804105520248413},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6611958146095276},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5457162857055664},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.5250622630119324},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5103976130485535},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.44793546199798584},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4103464186191559},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4010961651802063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23658117651939392},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1760149896144867},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12691602110862732},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10760584473609924}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692873","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1521027360","https://openalex.org/W1536945048","https://openalex.org/W1565462788","https://openalex.org/W1566916904","https://openalex.org/W1999357165","https://openalex.org/W2039300364","https://openalex.org/W2096249093","https://openalex.org/W2096255496","https://openalex.org/W2116235542","https://openalex.org/W2141776905","https://openalex.org/W4236195134"],"related_works":["https://openalex.org/W3154683910","https://openalex.org/W1846734616","https://openalex.org/W2359532622","https://openalex.org/W3134543635","https://openalex.org/W2921318524","https://openalex.org/W2377571686","https://openalex.org/W4380988671","https://openalex.org/W1925657225","https://openalex.org/W2098121934","https://openalex.org/W2375192119"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,22,47],"method":[4,95],"of":[5,49,64,93],"design":[6],"automation":[7],"for":[8],"analog":[9],"circuits,":[10],"focusing":[11],"on":[12],"topology":[13],"generation":[14],"and":[15,91],"quick":[16],"performance":[17],"evaluation.":[18],"First":[19],"we":[20],"describe":[21],"new":[23],"mechanism":[24],"to":[25,69],"generate":[26],"circuit":[27],"topologies":[28,72,77],"with":[29,46],"hierarchical":[30],"blocks,":[31],"which":[32,52],"are":[33,53],"specialized":[34],"by":[35,81],"additional":[36],"terminal":[37],"information.":[38],"The":[39],"connection":[40],"between":[41],"blocks":[42],"is":[43,67],"in":[44,58],"compliance":[45],"set":[48],"synthesis":[50],"rules,":[51],"extracted":[54],"from":[55],"typical":[56],"schematics":[57],"the":[59,75,89],"literature.":[60],"Fast":[61],"symbolic":[62],"analysis":[63],"linear":[65],"performances":[66],"used":[68],"select":[70],"appropriate":[71],"quickly.":[73],"Finally,":[74],"selected":[76],"can":[78],"be":[79],"sized":[80],"an":[82],"external":[83],"sizing":[84],"tool.":[85],"Experimental":[86],"results":[87],"show":[88],"creativity":[90],"efficiency":[92],"our":[94]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}