{"id":"https://openalex.org/W1819554442","doi":"https://doi.org/10.1109/iscas.2006.1692834","title":"A Simplicial CNN Visual Processor in 3D SOI-CMOS","display_name":"A Simplicial CNN Visual Processor in 3D SOI-CMOS","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1819554442","doi":"https://doi.org/10.1109/iscas.2006.1692834","mag":"1819554442"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052151809","display_name":"Pablo S. Mandolesi","orcid":"https://orcid.org/0000-0002-8273-167X"},"institutions":[{"id":"https://openalex.org/I56858762","display_name":"Universidad Nacional del Sur","ror":"https://ror.org/028crwz56","country_code":"AR","type":"education","lineage":["https://openalex.org/I56858762"]}],"countries":["AR"],"is_corresponding":true,"raw_author_name":"P.S. Mandolesi","raw_affiliation_strings":["Departamento de Ingenier\u00eda El\u00e9ctrica y de Computadoras, Universidad Nacional del Sur, Bahia Blanca, Argentina"],"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda El\u00e9ctrica y de Computadoras, Universidad Nacional del Sur, Bahia Blanca, Argentina","institution_ids":["https://openalex.org/I56858762"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051822496","display_name":"P. Juli\u00e1n","orcid":"https://orcid.org/0000-0002-6308-4497"},"institutions":[{"id":"https://openalex.org/I4210095825","display_name":"Centro Cient\u00edfico Tecnol\u00f3gico - San Juan","ror":"https://ror.org/00kwm3d29","country_code":"AR","type":"facility","lineage":["https://openalex.org/I151201029","https://openalex.org/I4210095825","https://openalex.org/I4210123736","https://openalex.org/I4387155568"]},{"id":"https://openalex.org/I56858762","display_name":"Universidad Nacional del Sur","ror":"https://ror.org/028crwz56","country_code":"AR","type":"education","lineage":["https://openalex.org/I56858762"]}],"countries":["AR"],"is_corresponding":false,"raw_author_name":"P. Julian","raw_affiliation_strings":["Consejo Nacional de Investigaciones Cientificas y Tecnicas, Argentina","Departamento de Ingenier\u00eda El\u00e9ctrica y de Computadoras, Universidad Nacional del Sur, Bahia Blanca, Argentina"],"affiliations":[{"raw_affiliation_string":"Consejo Nacional de Investigaciones Cientificas y Tecnicas, Argentina","institution_ids":["https://openalex.org/I4210095825"]},{"raw_affiliation_string":"Departamento de Ingenier\u00eda El\u00e9ctrica y de Computadoras, Universidad Nacional del Sur, Bahia Blanca, Argentina","institution_ids":["https://openalex.org/I56858762"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057789499","display_name":"Andreas G. Andreou","orcid":"https://orcid.org/0000-0003-3826-600X"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.G. Andreou","raw_affiliation_strings":["Electrical and Computer Engineering, Johns Hopkins University, MD, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Johns Hopkins University, MD, USA","institution_ids":["https://openalex.org/I145311948"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052151809"],"corresponding_institution_ids":["https://openalex.org/I56858762"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05599183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1311","last_page":"1314"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7791295051574707},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5926320552825928},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.544141948223114},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4753379821777344},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4375092387199402},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38988474011421204},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35365816950798035},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3255124092102051},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1385881006717682},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1312762200832367}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7791295051574707},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5926320552825928},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.544141948223114},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4753379821777344},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4375092387199402},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38988474011421204},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35365816950798035},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3255124092102051},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1385881006717682},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1312762200832367}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1513426357","https://openalex.org/W1903405547","https://openalex.org/W2004639258","https://openalex.org/W2009195513","https://openalex.org/W2110843160","https://openalex.org/W2114580677","https://openalex.org/W2118687888","https://openalex.org/W2124162138","https://openalex.org/W2139155713","https://openalex.org/W2149745785","https://openalex.org/W2150724867","https://openalex.org/W2160121923","https://openalex.org/W2164046457","https://openalex.org/W2537189011","https://openalex.org/W2538857334","https://openalex.org/W2540160898","https://openalex.org/W3204577689","https://openalex.org/W6682341114"],"related_works":["https://openalex.org/W2534771569","https://openalex.org/W2037547261","https://openalex.org/W4311812695","https://openalex.org/W2117788426","https://openalex.org/W3011583392","https://openalex.org/W2291920536","https://openalex.org/W2520139353","https://openalex.org/W2164535554","https://openalex.org/W4242015792","https://openalex.org/W2019451907"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,17,32,47,58,73,79,103],"architecture":[4,42,80],"for":[5,26],"a":[6,68],"SIMD":[7],"digital":[8],"visual":[9],"processor":[10],"unit":[11],"(VPU)":[12],"that":[13],"is":[14,24],"based":[15],"on":[16,57,72],"simplicial":[18],"CNN":[19],"(S-CNN)":[20],"algorithm.":[21],"The":[22,41,76],"system":[23],"designed":[25],"three":[27,33,86],"dimensional":[28,87],"CMOS":[29],"integration":[30],"in":[31,46,85,102],"tier":[34,105],"MITLL":[35],"3D":[36],"SOI-CMOS":[37],"0.18":[38],"mum":[39],"technology.":[40],"includes":[43],"input/output":[44],"sub-systems,":[45],"third":[48,59,104],"tier,":[49],"arithmetic":[50],"logic":[51],"units":[52],"(ALU)":[53],"and":[54,60,63,67,98,108],"register":[55],"files":[56],"second":[61],"tiers":[62],"instruction":[64],"cache":[65],"memory":[66],"timing":[69],"state":[70],"machine":[71],"first":[74],"tier.":[75],"partition":[77],"of":[78,96],"exploits":[81],"its":[82],"physical":[83],"realization":[84],"CMOS.":[88],"Parallel":[89],"optical":[90],"data":[91],"input":[92],"through":[93],"an":[94],"array":[95],"photodetectors":[97],"analog":[99],"interface":[100],"circuits":[101],"facilitate":[106],"testing":[107],"characterization":[109]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}