{"id":"https://openalex.org/W1955695519","doi":"https://doi.org/10.1109/iscas.2006.1692820","title":"Body-bias Regulator for Ultra Low Power Multifunction CMOS Gates","display_name":"Body-bias Regulator for Ultra Low Power Multifunction CMOS Gates","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1955695519","doi":"https://doi.org/10.1109/iscas.2006.1692820","mag":"1955695519"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109914049","display_name":"K. Granhaug","orcid":null},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"K. Granhaug","raw_affiliation_strings":["Department of Informatics, University of Oslo, Oslo, Norway","[Dept. of Informatics, Oslo Univ., Norway]"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"[Dept. of Informatics, Oslo Univ., Norway]","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026627174","display_name":"Snorre Aunet","orcid":"https://orcid.org/0000-0002-6465-8886"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"S. Aunet","raw_affiliation_strings":["Department of Informatics, University of Oslo, Oslo, Norway","[Dept. of Informatics, Oslo Univ., Norway]"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"[Dept. of Informatics, Oslo Univ., Norway]","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083347038","display_name":"Tor Sverre Lande","orcid":"https://orcid.org/0000-0002-1880-2840"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"T.S. Lande","raw_affiliation_strings":["Department of Informatics, University of Oslo, Oslo, Norway","[Dept. of Informatics, Oslo Univ., Norway]"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"[Dept. of Informatics, Oslo Univ., Norway]","institution_ids":["https://openalex.org/I184942183"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109914049"],"corresponding_institution_ids":["https://openalex.org/I184942183"],"apc_list":null,"apc_paid":null,"fwci":1.5044,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.81740736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2606","issue":null,"first_page":"1255","last_page":"1258"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8650578260421753},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.815838098526001},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7550859451293945},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6476419568061829},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5634762644767761},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.490539014339447},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47642621397972107},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46171829104423523},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4605092406272888},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4589558243751526},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.45415133237838745},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.4538106918334961},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.44382548332214355},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4166381061077118},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.41634538769721985},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41320565342903137},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40703991055488586},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3558761179447174},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.3140544891357422},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2946978211402893},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.22298669815063477},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12924036383628845},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.09681719541549683}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8650578260421753},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.815838098526001},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7550859451293945},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6476419568061829},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5634762644767761},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.490539014339447},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47642621397972107},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46171829104423523},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4605092406272888},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4589558243751526},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.45415133237838745},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.4538106918334961},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.44382548332214355},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4166381061077118},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.41634538769721985},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41320565342903137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40703991055488586},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3558761179447174},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.3140544891357422},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2946978211402893},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.22298669815063477},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12924036383628845},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.09681719541549683},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W270615609","https://openalex.org/W1518236483","https://openalex.org/W1531053051","https://openalex.org/W1533614470","https://openalex.org/W1539883310","https://openalex.org/W1541741077","https://openalex.org/W1547496565","https://openalex.org/W1841730948","https://openalex.org/W1982875408","https://openalex.org/W2049986605","https://openalex.org/W2127893664","https://openalex.org/W2159448561","https://openalex.org/W2162250277","https://openalex.org/W2169872183","https://openalex.org/W2257517420","https://openalex.org/W2545311598","https://openalex.org/W6632535395"],"related_works":["https://openalex.org/W1999919743","https://openalex.org/W2081382200","https://openalex.org/W2100282217","https://openalex.org/W2157278395","https://openalex.org/W2164047446","https://openalex.org/W2609002938","https://openalex.org/W3033168326","https://openalex.org/W2126351224","https://openalex.org/W2117835845","https://openalex.org/W2163789885"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,37,72,81],"novel":[4],"technique":[5],"for":[6,58,85,98,112],"biasing":[7],"multifunction":[8],"CMOS":[9],"gates":[10,115],"operating":[11],"in":[12,36],"the":[13,30,49,63,67,91],"subthreshold":[14,24],"region,":[15],"to":[16,62,71],"achieve":[17],"better":[18],"matching":[19],"between":[20,53],"nMOS":[21],"and":[22,55],"pMOS":[23],"currents.":[25],"Two":[26],"different":[27],"implementations":[28],"of":[29,51,90],"minority-3":[31,114],"gate":[32],"have":[33],"been":[34],"simulated":[35],"general":[38],"purpose":[39],"90":[40],"nm":[41],"triple-well":[42],"process.":[43],"The":[44],"proposed":[45],"regulator":[46,92],"circuit":[47],"increases":[48,110],"degree":[50],"symmetry":[52],"rise":[54],"fall":[56],"times":[57],"both":[59,86,113],"gates,":[60],"compared":[61],"unregulated":[64],"case":[65],"where":[66],"wells":[68],"were":[69],"tied":[70],"fixed":[73],"voltage.":[74],"Simulations":[75],"also":[76,104],"show":[77],"improved":[78],"stability":[79],"across":[80],"large":[82],"temperature":[83],"range":[84],"circuits":[87],"when":[88],"use":[89],"is":[93,103],"employed.":[94],"Through":[95],"Monte-Carlo":[96],"simulations":[97],"typical":[99],"process":[100],"parameters":[101],"it":[102],"shown":[105],"that":[106],"low-level":[107],"redundancy":[108],"significantly":[109],"yield":[111]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}