{"id":"https://openalex.org/W1598105759","doi":"https://doi.org/10.1109/iscas.2006.1692725","title":"FPGA implementation of FIR filter using M-bit parallel distributed arithmetic","display_name":"FPGA implementation of FIR filter using M-bit parallel distributed arithmetic","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1598105759","doi":"https://doi.org/10.1109/iscas.2006.1692725","mag":"1598105759"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692725","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108695988","display_name":"Shiann\u2010Shiun Jeng","orcid":null},"institutions":[{"id":"https://openalex.org/I33096239","display_name":"National Dong Hwa University","ror":"https://ror.org/00mng9617","country_code":"TW","type":"education","lineage":["https://openalex.org/I33096239"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shiann-Shiun Jeng","raw_affiliation_strings":["Department of Electrical Engineering, National Dong Hwa University, Hualien, Hualien, Taiwan","Dept. of Electr. Eng., Nat. Dong Hwa Univ., Hualien, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Dong Hwa University, Hualien, Hualien, Taiwan","institution_ids":["https://openalex.org/I33096239"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Dong Hwa Univ., Hualien, Taiwan#TAB#","institution_ids":["https://openalex.org/I33096239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111626624","display_name":"Hsing-Chen Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I33096239","display_name":"National Dong Hwa University","ror":"https://ror.org/00mng9617","country_code":"TW","type":"education","lineage":["https://openalex.org/I33096239"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsing-Chen Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Dong Hwa University, Hualien, Hualien, Taiwan","[Department of Electrical Engineering, National Dong Hwa University, Hualien, Hualien, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Dong Hwa University, Hualien, Hualien, Taiwan","institution_ids":["https://openalex.org/I33096239"]},{"raw_affiliation_string":"[Department of Electrical Engineering, National Dong Hwa University, Hualien, Hualien, Taiwan]","institution_ids":["https://openalex.org/I33096239"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102127855","display_name":"Shu\u2010Ming Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Ming Chang","raw_affiliation_strings":["SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan","[SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"[SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"875","last_page":"878"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7538589835166931},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7183501720428467},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.7180398106575012},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6288782358169556},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5468882322311401},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5269896388053894},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5248284935951233},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4958425462245941},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.46407702565193176},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.43801388144493103},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41317328810691833},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20813018083572388},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13744503259658813}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7538589835166931},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7183501720428467},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.7180398106575012},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6288782358169556},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5468882322311401},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5269896388053894},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5248284935951233},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4958425462245941},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.46407702565193176},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.43801388144493103},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41317328810691833},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20813018083572388},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13744503259658813},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692725","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W579772482","https://openalex.org/W1485646312","https://openalex.org/W1518326262","https://openalex.org/W1531479847","https://openalex.org/W2102287657","https://openalex.org/W2160870572","https://openalex.org/W2164392701","https://openalex.org/W2478884216","https://openalex.org/W6683798565"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W3082309838","https://openalex.org/W4387951306","https://openalex.org/W4313145068"],"abstract_inverted_index":{"An":[0],"efficient":[1],"architecture":[2,43,68],"for":[3],"a":[4,62],"FPGA":[5],"symmetry":[6],"FIR":[7],"filter":[8],"is":[9,21,55,59],"proposed":[10,42,67],"that":[11],"employs":[12],"M-bit":[13],"parallel-distributed":[14],"arithmetic":[15],"(M-bit":[16],"PDA).":[17],"The":[18,41],"partial":[19],"product":[20],"pre-calculated":[22],"and":[23,47,73],"saved":[24],"into":[25],"the":[26,31,53,66],"distributed":[27],"RAM.":[28],"This":[29],"eliminates":[30],"large":[32],"amount":[33],"of":[34],"logic":[35],"needed":[36],"to":[37],"compute":[38],"multiplication":[39],"results.":[40],"consumes":[44],"less":[45],"area":[46,75],"offers":[48],"higher":[49],"speed":[50,72],"operation":[51],"because":[52],"multiplier":[54],"omitted.":[56],"Altera":[57],"APEX20KE":[58],"used":[60],"as":[61],"target":[63],"device.":[64],"Thus,":[65],"has":[69],"high":[70],"processing":[71],"small":[74]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}