{"id":"https://openalex.org/W2134130627","doi":"https://doi.org/10.1109/iscas.2006.1692700","title":"Low-Latency, HDL-Synthesizable Dynamic Clock Frequency Controller with Self-Referenced Hybrid Clocking","display_name":"Low-Latency, HDL-Synthesizable Dynamic Clock Frequency Controller with Self-Referenced Hybrid Clocking","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2134130627","doi":"https://doi.org/10.1109/iscas.2006.1692700","mag":"2134130627"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082822420","display_name":"Robert M. Senger","orcid":"https://orcid.org/0000-0002-0360-7014"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"R.M. Senger","raw_affiliation_strings":["University\uc2a0of\uc2a0Michigan, Ann Arbor, MI, USA","Michigan Univ., Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University\uc2a0of\uc2a0Michigan, Ann Arbor, MI, USA","institution_ids":[]},{"raw_affiliation_string":"Michigan Univ., Ann Arbor, MI, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025393778","display_name":"E.D. Marsman","orcid":"https://orcid.org/0000-0002-9902-1973"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E.D. Marsman","raw_affiliation_strings":["University\uc2a0of\uc2a0Michigan, Ann Arbor, MI, USA","Michigan Univ., Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University\uc2a0of\uc2a0Michigan, Ann Arbor, MI, USA","institution_ids":[]},{"raw_affiliation_string":"Michigan Univ., Ann Arbor, MI, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059332858","display_name":"G.A. Carichner","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G.A. Carichner","raw_affiliation_strings":["Mobius Microsystems, Inc., Detroit, MI, USA","[Mobius Microsystems, Inc., Detroit, MI, USA]"],"affiliations":[{"raw_affiliation_string":"Mobius Microsystems, Inc., Detroit, MI, USA","institution_ids":[]},{"raw_affiliation_string":"[Mobius Microsystems, Inc., Detroit, MI, USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004242326","display_name":"S. Kubba","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Kubba","raw_affiliation_strings":["Mobius Microsystems, Inc., Detroit, MI, USA","[Mobius Microsystems, Inc., Detroit, MI, USA]"],"affiliations":[{"raw_affiliation_string":"Mobius Microsystems, Inc., Detroit, MI, USA","institution_ids":[]},{"raw_affiliation_string":"[Mobius Microsystems, Inc., Detroit, MI, USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015349357","display_name":"Michael S. McCorquodale","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M.S. McCorquodale","raw_affiliation_strings":["Mobius Microsystems, Inc., Detroit, MI, USA","[Mobius Microsystems, Inc., Detroit, MI, USA]"],"affiliations":[{"raw_affiliation_string":"Mobius Microsystems, Inc., Detroit, MI, USA","institution_ids":[]},{"raw_affiliation_string":"[Mobius Microsystems, Inc., Detroit, MI, USA]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050281199","display_name":"Richard B. Brown","orcid":"https://orcid.org/0000-0003-2539-2728"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.B. Brown","raw_affiliation_strings":["University of Utah, Salt Lake, UT, USA","University of Utah Salt Lake UT USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake, UT, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah Salt Lake UT USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5082822420"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7522,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.75359662,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"775","last_page":"778"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6082873344421387},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6065583229064941},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5759932994842529},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5599894523620605},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5511146783828735},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.536555290222168},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.5066788792610168},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4442979693412781},{"id":"https://openalex.org/keywords/automatic-frequency-control","display_name":"Automatic frequency control","score":0.4421165883541107},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4189225435256958},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3166595697402954},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23672416806221008},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.21600958704948425},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19582661986351013},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07637065649032593}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6082873344421387},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6065583229064941},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5759932994842529},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5599894523620605},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5511146783828735},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.536555290222168},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.5066788792610168},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4442979693412781},{"id":"https://openalex.org/C25915539","wikidata":"https://www.wikidata.org/wiki/Q220786","display_name":"Automatic frequency control","level":2,"score":0.4421165883541107},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4189225435256958},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3166595697402954},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23672416806221008},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21600958704948425},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19582661986351013},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07637065649032593}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1495736056","https://openalex.org/W1509984097","https://openalex.org/W1529834464","https://openalex.org/W1531580639","https://openalex.org/W1544623790","https://openalex.org/W2041727850","https://openalex.org/W2069217703","https://openalex.org/W2086447087","https://openalex.org/W2098540801","https://openalex.org/W2102432039","https://openalex.org/W2110635581","https://openalex.org/W2112207989","https://openalex.org/W2138266790","https://openalex.org/W2141425839","https://openalex.org/W2160407400","https://openalex.org/W2189296599","https://openalex.org/W2539316248","https://openalex.org/W4238765112","https://openalex.org/W4250020795","https://openalex.org/W6674231407"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2559451387","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2107880456","https://openalex.org/W4249038728","https://openalex.org/W2099698277","https://openalex.org/W4321517886","https://openalex.org/W1526416583"],"abstract_inverted_index":{"A":[0],"low-latency,":[1,38],"HDL-synthesizable":[2],"dynamic":[3],"clock":[4,30],"frequency":[5,40],"controller":[6],"is":[7],"presented":[8],"as":[9,51],"a":[10,19,54],"time-efficient":[11],"alternative":[12],"to":[13,36],"full-custom":[14],"implementations.":[15],"Frequency":[16],"division":[17],"of":[18,53],"fully":[20],"integrated":[21],"hybrid":[22],"temperature-compensated":[23],"LC":[24],"oscillator":[25,29],"(TC-LCO)":[26],"and":[27],"ring":[28],"reference":[31],"avoids":[32],"PLL":[33],"locking":[34],"delays":[35],"enable":[37],"hazard-free":[39],"selection":[41],"on":[42],"an":[43],"actively":[44],"running":[45],"CPU.":[46],"Fabricated":[47],"in":[48],"0.18mum":[49],"CMOS":[50],"part":[52],"low-power":[55],"SoC":[56],"microsystem,":[57],"the":[58],"circuit":[59],"dissipates":[60],"480muW":[61],"at":[62],"1.8V":[63]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}