{"id":"https://openalex.org/W2162973524","doi":"https://doi.org/10.1109/iscas.2006.1692638","title":"An FPGA based SIMD processor with a vector memory unit","display_name":"An FPGA based SIMD processor with a vector memory unit","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2162973524","doi":"https://doi.org/10.1109/iscas.2006.1692638","mag":"2162973524"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100673130","display_name":"Junho Cho","orcid":"https://orcid.org/0000-0002-1416-7915"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Junho Cho","raw_affiliation_strings":["School of Electrical Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111982138","display_name":"Hoseok Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hoseok Chang","raw_affiliation_strings":["School of Electrical Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110451967","display_name":"Wonyong Sung","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wonyong Sung","raw_affiliation_strings":["School of Electrical Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8636627793312073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8159651160240173},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7213287353515625},{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.5995870232582092},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5338576436042786},{"id":"https://openalex.org/keywords/control-unit","display_name":"Control unit","score":0.5074886679649353},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.48268771171569824},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3987020254135132},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39566150307655334},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3845274746417999},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3129715621471405}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8636627793312073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8159651160240173},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7213287353515625},{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.5995870232582092},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5338576436042786},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.5074886679649353},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.48268771171569824},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3987020254135132},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39566150307655334},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3845274746417999},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3129715621471405}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W239283595","https://openalex.org/W2049794528","https://openalex.org/W2061681593","https://openalex.org/W2064688791","https://openalex.org/W2113558024","https://openalex.org/W2151134402"],"related_works":["https://openalex.org/W2994245508","https://openalex.org/W2042843335","https://openalex.org/W4242172182","https://openalex.org/W2082875307","https://openalex.org/W4237780868","https://openalex.org/W4285302443","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W2019451907"],"abstract_inverted_index":{"A":[0],"SIMD":[1,24],"processor":[2,59],"that":[3,33],"contains":[4],"a":[5,29,75],"16-way":[6],"partitioned":[7],"data-path":[8],"is":[9,60,86],"designed":[10],"for":[11,23,50,62,82],"efficient":[12],"multimedia":[13,84],"data":[14,21,67],"processing.":[15,68],"In":[16],"order":[17],"to":[18],"automatically":[19],"align":[20],"needed":[22],"processing,":[25],"the":[26,79],"architecture":[27,70],"adopts":[28],"vector":[30,40],"memory":[31,37,41],"unit":[32,42],"consists":[34],"of":[35],"17-bank":[36],"blocks.":[38],"The":[39,54,69],"also":[43],"has":[44,71],"address":[45],"generation":[46],"and":[47,65,78],"rearrangement":[48],"units":[49],"eliminating":[51],"bank":[52],"conflicts.":[53],"MicroBlaze":[55],"FPGA":[56],"based":[57],"RISC":[58],"used":[61],"program":[63],"control":[64],"scalar":[66],"been":[72],"implemented":[73],"on":[74],"Xilinx":[76],"FPGA,":[77],"implementation":[80],"performance":[81],"several":[83],"kernels":[85],"obtained.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}