{"id":"https://openalex.org/W1769086273","doi":"https://doi.org/10.1109/iscas.2006.1692631","title":"Coupling aware RLC-based clock routings for crosstalk minimization","display_name":"Coupling aware RLC-based clock routings for crosstalk minimization","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1769086273","doi":"https://doi.org/10.1109/iscas.2006.1692631","mag":"1769086273"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073266205","display_name":"Chia\u2010Chun Tsai","orcid":"https://orcid.org/0000-0002-6629-6946"},"institutions":[{"id":"https://openalex.org/I4210112569","display_name":"Nanhua University","ror":"https://ror.org/01tfbz441","country_code":"TW","type":"education","lineage":["https://openalex.org/I4210112569"]},{"id":"https://openalex.org/I91935597","display_name":"University of South China","ror":"https://ror.org/03mqfn238","country_code":"CN","type":"education","lineage":["https://openalex.org/I91935597"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Chia-Chun Tsai","raw_affiliation_strings":["Department of Computer Science and Information Eng, Nanhua University, Chiayi, Taiwan","Dept of Comput. Sci. & Inf. Eng., Nanhua Univ., Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Eng, Nanhua University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I4210112569"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Inf. Eng., Nanhua Univ., Chiayi, Taiwan","institution_ids":["https://openalex.org/I91935597"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103078911","display_name":"Jan-Ou Wu","orcid":"https://orcid.org/0000-0003-3134-8686"},"institutions":[{"id":"https://openalex.org/I118292597","display_name":"National Taipei University of Technology","ror":"https://ror.org/00cn92c09","country_code":"TW","type":"education","lineage":["https://openalex.org/I118292597"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jan-Ou Wu","raw_affiliation_strings":["Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan","Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I118292597"]},{"raw_affiliation_string":"Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I118292597"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007205630","display_name":"Chien-Wen Kao","orcid":null},"institutions":[{"id":"https://openalex.org/I118292597","display_name":"National Taipei University of Technology","ror":"https://ror.org/00cn92c09","country_code":"TW","type":"education","lineage":["https://openalex.org/I118292597"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Wen Kao","raw_affiliation_strings":["Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan","Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I118292597"]},{"raw_affiliation_string":"Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I118292597"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004644298","display_name":"Trong\u2010Yen Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I118292597","display_name":"National Taipei University of Technology","ror":"https://ror.org/00cn92c09","country_code":"TW","type":"education","lineage":["https://openalex.org/I118292597"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Trong-Yen Lee","raw_affiliation_strings":["Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan","Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I118292597"]},{"raw_affiliation_string":"Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I118292597"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110621585","display_name":"Rong-Shue Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I118292597","display_name":"National Taipei University of Technology","ror":"https://ror.org/00cn92c09","country_code":"TW","type":"education","lineage":["https://openalex.org/I118292597"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Rong-Shue Hsiao","raw_affiliation_strings":["Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan","Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I118292597"]},{"raw_affiliation_string":"Graduate Institute of Computer and Communication, National Taipei University of Technology, Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I118292597"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05870103,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"50","issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.7689557075500488},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7461245059967041},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7272759675979614},{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.5861027836799622},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5828254222869873},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5742975473403931},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5582056045532227},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5037321448326111},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5028848052024841},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4904129207134247},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.44787344336509705},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3215405344963074},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2834107279777527},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2796964645385742},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.2545666992664337},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2292633056640625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2060340940952301},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20283398032188416},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14435309171676636},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.08748549222946167}],"concepts":[{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.7689557075500488},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7461245059967041},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7272759675979614},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.5861027836799622},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5828254222869873},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5742975473403931},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5582056045532227},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5037321448326111},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5028848052024841},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4904129207134247},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.44787344336509705},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3215405344963074},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2834107279777527},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2796964645385742},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2545666992664337},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2292633056640625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2060340940952301},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20283398032188416},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14435309171676636},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.08748549222946167},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1490883245","https://openalex.org/W1568867179","https://openalex.org/W2022961383","https://openalex.org/W2043630110","https://openalex.org/W2063253975","https://openalex.org/W2110759479","https://openalex.org/W2115589316","https://openalex.org/W2120599026","https://openalex.org/W2129155040","https://openalex.org/W2132500962","https://openalex.org/W2140367260","https://openalex.org/W2154326380","https://openalex.org/W3209981646","https://openalex.org/W4229939112","https://openalex.org/W4243803198","https://openalex.org/W4251976205","https://openalex.org/W6650721703","https://openalex.org/W6677349693","https://openalex.org/W6680394710"],"related_works":["https://openalex.org/W4232019485","https://openalex.org/W2164834710","https://openalex.org/W2156857157","https://openalex.org/W2076413498","https://openalex.org/W2028052815","https://openalex.org/W2123512677","https://openalex.org/W4327499872","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2097706495"],"abstract_inverted_index":{"The":[0],"paper":[1],"first":[2],"analyzes":[3],"the":[4,31,43,57,75,90,129],"crosstalk":[5,58,100,122,148],"interaction":[6,59,101],"for":[7,51],"two":[8,64],"RLC-based":[9],"clock":[10,34,54,91,130],"routings":[11],"with":[12,98,120],"considering":[13,99,121],"both":[14],"coupling":[15,113],"capacitance":[16],"and":[17,93,106,132,140],"mutual":[18],"inductance.":[19],"Running":[20],"results":[21,126],"based":[22],"on":[23],"0.13/spl":[24],"mu/m":[25,73],"process":[26],"show":[27,127],"our":[28],"observations:":[29],"(a)":[30],"difference":[32,76],"between":[33,77],"delays":[35,79],"in":[36,80],"different":[37],"frequencies":[38],"is":[39,46,84],"very":[40],"small":[41],"because":[42,74],"damped":[44],"factor":[45],"always":[47,85],"larger":[48],"than":[49,71,87,143],"1":[50],"a":[52,81,112],"long-wire":[53],"routing;":[55],"(b)":[56],"can":[60,134],"be":[61,135],"ignored":[62],"when":[63],"parallel":[65],"segments":[66],"are":[67],"far":[68],"away":[69],"over":[70],"23/spl":[72],"segment":[78],"unit":[82],"length":[83],"less":[86],"3%;":[88],"(c)":[89],"delay":[92,131],"skew":[94,133],"of":[95,145],"two-clock":[96,118],"routing":[97,119],"increase":[102],"up":[103,137],"to":[104,116,138],"19.1%":[105],"108.8%,":[107],"respectively.":[108],"Then,":[109],"we":[110],"propose":[111],"aware":[114],"algorithm":[115],"generate":[117],"minimization":[123],"simultaneously.":[124],"Experimental":[125],"that":[128,144],"improved":[136],"4.4%":[139],"20%,":[141],"respectively,":[142],"no":[146],"any":[147],"minimization.":[149]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}