{"id":"https://openalex.org/W1542337393","doi":"https://doi.org/10.1109/iscas.2006.1692589","title":"Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing","display_name":"Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1542337393","doi":"https://doi.org/10.1109/iscas.2006.1692589","mag":"1542337393"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076253243","display_name":"Konstantin Moiseev","orcid":"https://orcid.org/0000-0002-8753-7737"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"K. Moiseev","raw_affiliation_strings":["Electrical Engineering Dept, Technion-Israel Institute of Technology, Haifa, Israel","[Dept. of Electr. Eng., Technion, Haifa, Israel]"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Dept, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Technion, Haifa, Israel]","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000817401","display_name":"Shmuel Wimer","orcid":"https://orcid.org/0000-0002-5728-0061"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"S. Wimer","raw_affiliation_strings":["Mobile Platform Group, Intel Israel (74) Limited, Haifa, Israel","Intel#TAB#"],"affiliations":[{"raw_affiliation_string":"Mobile Platform Group, Intel Israel (74) Limited, Haifa, Israel","institution_ids":["https://openalex.org/I4210104622"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051888366","display_name":"Avinoam Kolodny","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"A. Kolodny","raw_affiliation_strings":["Electrical Engineering Dept, Technion-Israel Institute of Technology, Haifa, Israel","TECHNION-Israel Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Dept, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"TECHNION-Israel Institute of Technology","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076253243"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":1.9147,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84894853,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8110703229904175},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.783341109752655},{"id":"https://openalex.org/keywords/bundle","display_name":"Bundle","score":0.6247591376304626},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6040780544281006},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5367392897605896},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.5162553787231445},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46761640906333923},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3893880248069763},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3858907222747803},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.35342931747436523},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.29459694027900696},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2675195336341858},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.22742977738380432},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22082632780075073},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2183106243610382},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19010642170906067},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10398197174072266}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8110703229904175},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.783341109752655},{"id":"https://openalex.org/C2778134712","wikidata":"https://www.wikidata.org/wiki/Q1047307","display_name":"Bundle","level":2,"score":0.6247591376304626},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6040780544281006},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5367392897605896},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.5162553787231445},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46761640906333923},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3893880248069763},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3858907222747803},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.35342931747436523},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.29459694027900696},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2675195336341858},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.22742977738380432},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22082632780075073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2183106243610382},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19010642170906067},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10398197174072266},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2006.1692589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.120.1788","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.120.1788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.technion.ac.il/people/kolodny/ftp/netoredering moiseeviscas.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W2005846636","https://openalex.org/W2072270197","https://openalex.org/W2074392240","https://openalex.org/W2098414078","https://openalex.org/W2102256773","https://openalex.org/W2105915284","https://openalex.org/W2113222277","https://openalex.org/W2113537658","https://openalex.org/W2115045032","https://openalex.org/W2119081900","https://openalex.org/W2119870417","https://openalex.org/W2120527478","https://openalex.org/W2120599026","https://openalex.org/W2121424172","https://openalex.org/W2133224839","https://openalex.org/W2142013193","https://openalex.org/W2146745830","https://openalex.org/W2148965114","https://openalex.org/W2151025435","https://openalex.org/W2158457122","https://openalex.org/W2169531002","https://openalex.org/W2171410364","https://openalex.org/W4229741927","https://openalex.org/W4231387309","https://openalex.org/W4233101964","https://openalex.org/W4242191265","https://openalex.org/W4251976205","https://openalex.org/W6651687513","https://openalex.org/W6678018155"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2131215816","https://openalex.org/W65909512","https://openalex.org/W2101823170","https://openalex.org/W2373416410","https://openalex.org/W2029157208","https://openalex.org/W2106442776","https://openalex.org/W2171938271","https://openalex.org/W2391496906"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"the":[3,84],"problem":[4],"of":[5,20,45,67,86,92,103],"ordering":[6,53],"and":[7,70,101,111],"sizing":[8,100],"parallel":[9],"wires":[10],"in":[11],"a":[12,21,43,89],"single":[13],"metal":[14],"layer":[15],"within":[16],"an":[17,35,50],"interconnect":[18],"channel":[19],"given":[22],"width,":[23],"such":[24,57],"that":[25,49,58],"cross-capacitances":[26],"are":[27,95,109],"optimally":[28],"shared":[29],"for":[30,42,88,97,106],"circuit":[31],"timing":[32,60],"optimization.":[33],"Using":[34],"Elmore":[36],"delay":[37],"model":[38],"including":[39],"cross":[40],"capacitances":[41],"bundle":[44],"wires,":[46],"we":[47],"show":[48],"optimal":[51,74],"wire":[52,68],"is":[54],"uniquely":[55],"determined,":[56],"best":[59],"can":[61],"be":[62],"obtained":[63],"by":[64],"proper":[65],"allocation":[66],"widths":[69],"inter-wire":[71],"spaces.":[72],"The":[73],"order,":[75],"called":[76],"BMI":[77],"(balanced":[78],"monotonic":[79],"interleaved)":[80],"depends":[81],"only":[82],"on":[83],"size":[85],"drivers":[87],"wide":[90],"range":[91],"cases.":[93],"Heuristics":[94],"presented":[96],"simultaneous":[98],"ordering,":[99],"spacing":[102],"wires.":[104],"Examples":[105],"90-nanometer":[107],"technology":[108],"analyzed":[110],"discussed":[112]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}