{"id":"https://openalex.org/W1908817786","doi":"https://doi.org/10.1109/iscas.2006.1692588","title":"Performance and Power Aware Buffered Tree Construction","display_name":"Performance and Power Aware Buffered Tree Construction","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1908817786","doi":"https://doi.org/10.1109/iscas.2006.1692588","mag":"1908817786"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692588","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009598820","display_name":"Yibo Wang","orcid":"https://orcid.org/0000-0002-7358-2836"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yibo Wang","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009598820"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05861793,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"98 103","issue":null,"first_page":"325","last_page":"328"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.7668479681015015},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.7049674987792969},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6710492372512817},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6597194671630859},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6104851961135864},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.6071585416793823},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.5682497024536133},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49056071043014526},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.45497676730155945},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3718046247959137},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3692642152309418},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3473557233810425},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24745622277259827},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23504889011383057},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.203993558883667},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.14381173253059387},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12445032596588135},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0709383487701416}],"concepts":[{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.7668479681015015},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.7049674987792969},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6710492372512817},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6597194671630859},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6104851961135864},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.6071585416793823},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.5682497024536133},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49056071043014526},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.45497676730155945},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3718046247959137},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3692642152309418},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3473557233810425},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24745622277259827},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23504889011383057},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.203993558883667},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.14381173253059387},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12445032596588135},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0709383487701416},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692588","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.5799999833106995,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2069162780","https://openalex.org/W2160010046","https://openalex.org/W4230077583"],"related_works":["https://openalex.org/W2347486132","https://openalex.org/W2316789606","https://openalex.org/W2350340797","https://openalex.org/W4293224283","https://openalex.org/W2950501077","https://openalex.org/W2368601041","https://openalex.org/W2079984045","https://openalex.org/W2582182843","https://openalex.org/W2360060283","https://openalex.org/W1488473701"],"abstract_inverted_index":{"Power":[0],"dissipation":[1,60],"problem":[2],"becomes":[3],"a":[4],"dominant":[5],"factor":[6],"in":[7,23],"the":[8],"state-of-the-art":[9],"IC":[10],"design.":[11],"Not":[12],"only":[13],"transistor":[14],"but":[15],"also":[16],"interconnect":[17],"should":[18],"be":[19],"taken":[20],"into":[21],"consideration":[22],"power":[24,34,46,59],"calculation.":[25],"In":[26],"this":[27],"paper,":[28],"we":[29],"use":[30],"accurate":[31],"delay":[32,44],"and":[33,45,58],"models":[35],"to":[36],"construct":[37],"buffered":[38],"routing":[39],"trees":[40],"with":[41,61],"considerations":[42],"of":[43,56],"optimization.":[47],"Experimental":[48],"results":[49],"show":[50],"our":[51],"method":[52],"can":[53],"save":[54],"much":[55],"buffer":[57],"better":[62],"solutions":[63]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}