{"id":"https://openalex.org/W2100471825","doi":"https://doi.org/10.1109/iscas.2006.1692564","title":"Chaos in delay locked loop","display_name":"Chaos in delay locked loop","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2100471825","doi":"https://doi.org/10.1109/iscas.2006.1692564","mag":"2100471825"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109083092","display_name":"Ping\u2010Ying Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":true,"raw_author_name":"Ping-Ying Wang","raw_affiliation_strings":["Analog Circuit Design Div, MediaTek, Inc., Hsinchu, Taiwan","Analog Circuit Design Div., MediaTek Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Analog Circuit Design Div, MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Analog Circuit Design Div., MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072489514","display_name":"Chia-Yi Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"C.-H. Chou","raw_affiliation_strings":["Analog Circuit Design Div, MediaTek, Inc., Hsinchu, Taiwan","Analog Circuit Design Div., MediaTek Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Analog Circuit Design Div, MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Analog Circuit Design Div., MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015909871","display_name":"Hsueh-Wu Kao","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Hsueh-Wu Kao","raw_affiliation_strings":["Analog Circuit Design Div, MediaTek, Inc., Hsinchu, Taiwan","Analog Circuit Design Div., MediaTek Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Analog Circuit Design Div, MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Analog Circuit Design Div., MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109083092"],"corresponding_institution_ids":["https://openalex.org/I173632517","https://openalex.org/I4210148979"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14889055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chaos","display_name":"CHAOS (operating system)","score":0.7876893281936646},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.7145974636077881},{"id":"https://openalex.org/keywords/chaotic","display_name":"Chaotic","score":0.7008178234100342},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.600014865398407},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5333146452903748},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5034458041191101},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5010836124420166},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.45698100328445435},{"id":"https://openalex.org/keywords/chaos-theory","display_name":"Chaos theory","score":0.4473697543144226},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4261690676212311},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42278343439102173},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4215857982635498},{"id":"https://openalex.org/keywords/feedback-loop","display_name":"Feedback loop","score":0.41895782947540283},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41743868589401245},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3684838116168976},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.30525362491607666},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1944635510444641},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12517258524894714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12150216102600098},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10769349336624146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09733849763870239},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08684340119361877},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.06790682673454285}],"concepts":[{"id":"https://openalex.org/C2779374083","wikidata":"https://www.wikidata.org/wiki/Q5011038","display_name":"CHAOS (operating system)","level":2,"score":0.7876893281936646},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.7145974636077881},{"id":"https://openalex.org/C2777052490","wikidata":"https://www.wikidata.org/wiki/Q5072826","display_name":"Chaotic","level":2,"score":0.7008178234100342},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.600014865398407},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5333146452903748},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5034458041191101},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5010836124420166},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.45698100328445435},{"id":"https://openalex.org/C92866567","wikidata":"https://www.wikidata.org/wiki/Q166314","display_name":"Chaos theory","level":3,"score":0.4473697543144226},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4261690676212311},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42278343439102173},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4215857982635498},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.41895782947540283},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41743868589401245},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3684838116168976},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.30525362491607666},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1944635510444641},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12517258524894714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12150216102600098},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10769349336624146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09733849763870239},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08684340119361877},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.06790682673454285},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1524089215","https://openalex.org/W1542819902","https://openalex.org/W1945198048","https://openalex.org/W1974520525","https://openalex.org/W2115791390","https://openalex.org/W2127666064","https://openalex.org/W2134675599","https://openalex.org/W2142373415","https://openalex.org/W2165238531","https://openalex.org/W2171085603","https://openalex.org/W3142075743","https://openalex.org/W4240452402","https://openalex.org/W4256164501"],"related_works":["https://openalex.org/W2354050524","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W2083878249","https://openalex.org/W4295813049","https://openalex.org/W2119216036","https://openalex.org/W2389594899","https://openalex.org/W2976219355","https://openalex.org/W2900271051","https://openalex.org/W766471173"],"abstract_inverted_index":{"We":[0],"prove":[1],"existence":[2],"of":[3,30,35],"chaos":[4],"in":[5,19],"delay":[6],"locked":[7],"loops":[8],"(DLL).":[9],"It":[10],"is":[11,21,25,38,46],"the":[12,16,36],"first":[13],"time":[14],"that":[15],"chaotic":[17],"phenomenon":[18],"DLLs":[20],"reported.":[22],"The":[23,33,43],"DLL":[24],"designed":[26],"to":[27,57,64],"verify":[28],"predictions":[29],"theory":[31,37],"analysis.":[32],"prediction":[34],"confirmed":[39],"by":[40],"circuit":[41],"simulation.":[42],"chip":[44],"size":[45],"only":[47],"0.015mm/sup":[48],"2/,":[49],"thus":[50],"provides":[51],"a":[52],"low":[53],"cost":[54],"analog":[55],"solution":[56],"randomize":[58],"clock":[59],"phases":[60],"and":[61],"simple":[62],"circuits":[63],"study":[65],"chaos.":[66]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}