{"id":"https://openalex.org/W2140410836","doi":"https://doi.org/10.1109/iscas.2006.1692522","title":"Inverting closed-loop amplifier architecture with reduced gain error and high input impedance","display_name":"Inverting closed-loop amplifier architecture with reduced gain error and high input impedance","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2140410836","doi":"https://doi.org/10.1109/iscas.2006.1692522","mag":"2140410836"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070430111","display_name":"Pietro Monsurr\u00f2","orcid":"https://orcid.org/0000-0002-3821-6566"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"P. Monsurro","raw_affiliation_strings":["DIE (Dipartimento di Ingegneria Elettronica), University of Roma La Sapienza, Rome, Italy","Dipt. di Ingegneria Elettronica, Univ. of Rome 'La Sapienza', Italy"],"affiliations":[{"raw_affiliation_string":"DIE (Dipartimento di Ingegneria Elettronica), University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipt. di Ingegneria Elettronica, Univ. of Rome 'La Sapienza', Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004729135","display_name":"Salvatore Pennisi","orcid":"https://orcid.org/0000-0002-5803-484X"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Pennisi","raw_affiliation_strings":["DIEES (Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi), Universita Catania, Catania, Italy","University of Catania"],"affiliations":[{"raw_affiliation_string":"DIEES (Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi), Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"University of Catania","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Scotti","raw_affiliation_strings":["DIE (Dipartimento di Ingegneria Elettronica), University of Roma La Sapienza, Rome, Italy","Engineering, Electronics and Telecommunications"],"affiliations":[{"raw_affiliation_string":"DIE (Dipartimento di Ingegneria Elettronica), University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Engineering, Electronics and Telecommunications","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Trifiletti","raw_affiliation_strings":["DIE (Dipartimento di Ingegneria Elettronica), University of Roma La Sapienza, Rome, Italy","University of Rome \u201cLa Sapienza \u201d"],"affiliations":[{"raw_affiliation_string":"DIE (Dipartimento di Ingegneria Elettronica), University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"University of Rome \u201cLa Sapienza \u201d","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5070430111"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.2882,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65555639,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9843000173568726,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6362489461898804},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6329231262207031},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.5611264705657959},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.5596144199371338},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5555028319358826},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5489814281463623},{"id":"https://openalex.org/keywords/loop-gain","display_name":"Loop gain","score":0.5367162823677063},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5297468900680542},{"id":"https://openalex.org/keywords/output-impedance","display_name":"Output impedance","score":0.5230104327201843},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5165830850601196},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4397205710411072},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4135439991950989},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26265600323677063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24180203676223755},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1423012614250183},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13552409410476685}],"concepts":[{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6362489461898804},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6329231262207031},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.5611264705657959},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.5596144199371338},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5555028319358826},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5489814281463623},{"id":"https://openalex.org/C199943209","wikidata":"https://www.wikidata.org/wiki/Q1271153","display_name":"Loop gain","level":3,"score":0.5367162823677063},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5297468900680542},{"id":"https://openalex.org/C58112919","wikidata":"https://www.wikidata.org/wiki/Q631203","display_name":"Output impedance","level":3,"score":0.5230104327201843},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5165830850601196},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4397205710411072},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4135439991950989},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26265600323677063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24180203676223755},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1423012614250183},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13552409410476685},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2006.1692522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/357615","is_oa":false,"landing_page_url":"https://hdl.handle.net/11573/357615","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W584139230","https://openalex.org/W1594101521","https://openalex.org/W1998284495","https://openalex.org/W2142300616","https://openalex.org/W2155972118"],"related_works":["https://openalex.org/W2563438029","https://openalex.org/W2004266780","https://openalex.org/W2132237565","https://openalex.org/W1667901766","https://openalex.org/W4297786912","https://openalex.org/W2358098678","https://openalex.org/W2572422521","https://openalex.org/W2356432821","https://openalex.org/W2073427672","https://openalex.org/W3149081039"],"abstract_inverted_index":{"We":[0],"propose":[1],"an":[2],"inverting":[3],"closed-loop":[4],"amplifier":[5],"architecture":[6,24],"providing":[7],"high":[8],"input":[9],"impedance":[10],"and":[11],"a":[12,35,47],"theoretically":[13],"zero":[14],"gain":[15],"error,":[16],"without":[17],"requiring":[18],"infinitely":[19],"large":[20],"loop":[21],"gain.":[22],"The":[23],"is":[25,42],"based":[26],"on":[27],"two":[28],"nested":[29],"amplifiers":[30],"closed":[31],"in":[32,53],"feedback":[33],"through":[34],"resistive":[36],"network.":[37],"A":[38],"straightforward":[39],"CMOS":[40,49],"implementation":[41],"also":[43,62],"given.":[44],"Simulations":[45],"using":[46],"0.35-mum":[48],"process":[50,71],"are":[51],"found":[52],"agreement":[54],"with":[55],"expected":[56],"results.":[57],"Monte":[58],"Carlo":[59],"simulations":[60],"have":[61],"shown":[63],"the":[64,67],"robustness":[65],"of":[66],"proposed":[68],"approach":[69],"against":[70],"tolerances":[72]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}