{"id":"https://openalex.org/W2167740402","doi":"https://doi.org/10.1109/iscas.2006.1692517","title":"A Two-level Hybrid Select Logic for Wide-Issue Superscalar Processors","display_name":"A Two-level Hybrid Select Logic for Wide-Issue Superscalar Processors","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2167740402","doi":"https://doi.org/10.1109/iscas.2006.1692517","mag":"2167740402"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035906661","display_name":"Junwei Zhou","orcid":"https://orcid.org/0009-0009-2868-4655"},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Junwei Zhou","raw_affiliation_strings":["Department of ECE, Michigan State University, East Lansing, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Michigan State University, East Lansing, MI, USA","institution_ids":["https://openalex.org/I87216513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025942859","display_name":"Andrew J. Mason","orcid":"https://orcid.org/0000-0002-6548-1162"},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Mason","raw_affiliation_strings":["Department of ECE, Michigan State University, East Lansing, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Michigan State University, East Lansing, MI, USA","institution_ids":["https://openalex.org/I87216513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I87216513"],"apc_list":null,"apc_paid":null,"fwci":0.2846,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59855574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7566728591918945},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.6399257183074951},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5796442031860352},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5197479724884033},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47315606474876404},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46472981572151184},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45908063650131226},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44753149151802063},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.42777952551841736},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3606128692626953},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25803670287132263},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18511080741882324}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7566728591918945},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.6399257183074951},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5796442031860352},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5197479724884033},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47315606474876404},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46472981572151184},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45908063650131226},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44753149151802063},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.42777952551841736},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3606128692626953},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25803670287132263},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18511080741882324}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2102081731","https://openalex.org/W2104225326","https://openalex.org/W2155470191","https://openalex.org/W2161864047","https://openalex.org/W2171706011","https://openalex.org/W4236258190","https://openalex.org/W4239234333","https://openalex.org/W4244330651","https://openalex.org/W6683563143","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W3129977055","https://openalex.org/W1966764473","https://openalex.org/W1488117239","https://openalex.org/W2386022279","https://openalex.org/W659242671","https://openalex.org/W2356140560","https://openalex.org/W2051956260","https://openalex.org/W2356714888","https://openalex.org/W2159017686","https://openalex.org/W1497518879"],"abstract_inverted_index":{"In":[0],"a":[1,16,22],"superscalar":[2],"processor,":[3],"select":[4,27,54,58],"logic":[5,28,59,65],"within":[6],"the":[7,11,48,85],"critical":[8],"path":[9],"of":[10],"instruction":[12],"queue":[13],"has":[14],"become":[15],"performance":[17],"bottleneck.":[18],"This":[19],"paper":[20],"presents":[21],"high":[23],"speed,":[24],"two-level,":[25],"hybrid":[26,57],"for":[29],"wide-issue":[30],"processors.":[31],"The":[32,56],"first":[33],"level":[34,50],"reduces":[35],"delay":[36,76],"by":[37],"performing":[38],"parallel":[39],"age-based":[40],"selection,":[41],"and":[42],"final":[43],"arbitration":[44],"is":[45],"achieved":[46],"in":[47,63,75],"second":[49],"with":[51,77],"simple":[52],"position-based":[53],"logic.":[55],"circuits":[60],"were":[61],"implemented":[62],"dynamic":[64],"on":[66],"IBM":[67],"0.13/spl":[68],"mu/m":[69],"technology.":[70],"Simulation":[71],"shows":[72],"36%":[73],"reduction":[74],"less":[78],"than":[79],"1%":[80],"IPC":[81],"degradation":[82],"compared":[83],"to":[84],"conventional":[86],"design.":[87]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}