{"id":"https://openalex.org/W2140069394","doi":"https://doi.org/10.1109/iscas.2006.1692510","title":"A 372ps 64-bit Adder using Fast Pull-up Logic in 0.18-am CMOS","display_name":"A 372ps 64-bit Adder using Fast Pull-up Logic in 0.18-am CMOS","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2140069394","doi":"https://doi.org/10.1109/iscas.2006.1692510","mag":"2140069394"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692510","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100447377","display_name":"Joo-Young Kim","orcid":"https://orcid.org/0000-0003-1099-1496"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jooyoung Kim","raw_affiliation_strings":["Department of EECS, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol. Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of EECS, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol. Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088414447","display_name":"Kangmin Lee","orcid":"https://orcid.org/0000-0002-2895-8283"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kangmin Lee","raw_affiliation_strings":["Department of EECS, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol. Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of EECS, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol. Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077896259","display_name":"Hoi\u2010Jun Yoo","orcid":"https://orcid.org/0000-0002-6661-4879"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hoi-Jun Yoo","raw_affiliation_strings":["Department of EECS, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol. Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of EECS, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol. Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100447377"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.7522,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75483044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":null,"first_page":"13","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9304999709129333},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.8603761196136475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6320805549621582},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6094167828559875},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5455126762390137},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.526872456073761},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.46302950382232666},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.425203800201416},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42504438757896423},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4216953217983246},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4204399585723877},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.4135821461677551},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20586904883384705},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17751604318618774},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16912227869033813},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1600678265094757},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.1465855836868286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13161703944206238}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9304999709129333},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.8603761196136475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6320805549621582},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6094167828559875},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5455126762390137},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.526872456073761},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.46302950382232666},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.425203800201416},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42504438757896423},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4216953217983246},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4204399585723877},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.4135821461677551},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20586904883384705},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17751604318618774},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16912227869033813},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1600678265094757},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.1465855836868286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13161703944206238}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692510","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W196500522","https://openalex.org/W1556050292","https://openalex.org/W1800059946","https://openalex.org/W2010482300","https://openalex.org/W2053325738","https://openalex.org/W2109072162","https://openalex.org/W2109234924","https://openalex.org/W2109702957","https://openalex.org/W2133918365","https://openalex.org/W2141971978","https://openalex.org/W2152102623","https://openalex.org/W2789135052","https://openalex.org/W6608091574","https://openalex.org/W6638307480","https://openalex.org/W6679992501","https://openalex.org/W6681009940","https://openalex.org/W6682489463"],"related_works":["https://openalex.org/W2142702094","https://openalex.org/W2171918386","https://openalex.org/W2050591234","https://openalex.org/W2594780754","https://openalex.org/W2534190481","https://openalex.org/W2991771859","https://openalex.org/W2049809742","https://openalex.org/W2118487491","https://openalex.org/W4285230816","https://openalex.org/W2158157809"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,49],"372":[4,44],"ps":[5],"64-bit":[6],"adder":[7,37,47],"using":[8,53],"fast":[9],"pull-up":[10,19,27],"logic":[11,20,60],"(FPL)":[12],"in":[13,32],"0.18":[14],"mum":[15],"CMOS":[16],"technology.":[17],"Fast":[18],"is":[21,30],"devised":[22],"and":[23,57],"applied":[24],"to":[25],"decrease":[26],"time":[28],"which":[29],"critical":[31],"domino-static":[33],"adder.":[34],"The":[35,46],"implemented":[36],"measures":[38],"the":[39],"worst":[40],"case":[41],"delay":[42],"of":[43],"ps.":[45],"has":[48,58],"modified":[50],"tree":[51],"architecture":[52],"load":[54],"distribution":[55],"method":[56],"6":[59],"stages":[61]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}