{"id":"https://openalex.org/W1955078206","doi":"https://doi.org/10.1109/iscas.2006.1692509","title":"Implementation of a High-Speed Low-Power 32-Bit Adder in 7Onm Technology","display_name":"Implementation of a High-Speed Low-Power 32-Bit Adder in 7Onm Technology","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1955078206","doi":"https://doi.org/10.1109/iscas.2006.1692509","mag":"1955078206"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086495896","display_name":"Fatemeh Kashfi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"F. Kashfi","raw_affiliation_strings":["School of ECE, Nano-Electronics Center of Excellence, University of Tehran, Tehran, Iran","Sch. of ECE, Tehran Univ"],"affiliations":[{"raw_affiliation_string":"School of ECE, Nano-Electronics Center of Excellence, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of ECE, Tehran Univ","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109108677","display_name":"S.M. Fakhraie","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S.M. Fakhraie","raw_affiliation_strings":["School of ECE, Nano-Electronics Center of Excellence, University of Tehran, Tehran, Iran","Sch. of ECE, Tehran Univ"],"affiliations":[{"raw_affiliation_string":"School of ECE, Nano-Electronics Center of Excellence, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of ECE, Tehran Univ","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086495896"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":1.5044,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.81740333,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8973017930984497},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6643096208572388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5843589305877686},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.581813395023346},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5757182240486145},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5237973928451538},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5079427361488342},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5050373673439026},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46432608366012573},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.462382972240448},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.435860276222229},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4139104187488556},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3489241600036621},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23712915182113647},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.16954785585403442},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14814308285713196}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8973017930984497},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6643096208572388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5843589305877686},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.581813395023346},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5757182240486145},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5237973928451538},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5079427361488342},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5050373673439026},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46432608366012573},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.462382972240448},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.435860276222229},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4139104187488556},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3489241600036621},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23712915182113647},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.16954785585403442},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14814308285713196},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1692509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W593715794","https://openalex.org/W1571252527","https://openalex.org/W1588355149","https://openalex.org/W2083356842","https://openalex.org/W2095790292","https://openalex.org/W2097862426","https://openalex.org/W2109769819","https://openalex.org/W2144783619","https://openalex.org/W2167187374","https://openalex.org/W4243164749","https://openalex.org/W6634183919"],"related_works":["https://openalex.org/W1948744433","https://openalex.org/W2121123467","https://openalex.org/W2114346412","https://openalex.org/W2183734887","https://openalex.org/W1491122910","https://openalex.org/W2146514983","https://openalex.org/W4386952610","https://openalex.org/W3215411922","https://openalex.org/W1576518877","https://openalex.org/W1631652082"],"abstract_inverted_index":{"In":[0],"this":[1,47],"article,":[2],"the":[3,23,50,63],"performance":[4,36],"and":[5,19,22,37,53],"power":[6,39,78],"dissipation":[7,79],"of":[8,55],"two":[9],"differential":[10],"logic":[11],"circuits":[12],"in":[13,43,66],"deep":[14],"sub-micron":[15],"technologies":[16],"are":[17],"obtained":[18],"compared":[20],"together,":[21],"superior":[24],"topology":[25],"is":[26,41],"introduced.":[27],"Low":[28],"voltage":[29],"swing":[30],"(LVS)":[31],"technique":[32,65],"which":[33],"improves":[34],"circuit":[35,70],"lowers":[38],"consumption":[40],"described":[42],"detail.":[44],"We":[45],"conclude":[46],"article":[48],"with":[49,77],"design,":[51],"simulation":[52],"optimization":[54],"a":[56],"high":[57],"speed":[58],"low-power":[59],"32-bit":[60],"adder":[61],"using":[62],"LVS":[64],"70nm":[67],"technology.":[68],"This":[69],"can":[71],"operate":[72],"at":[73],"10GHz":[74],"clock":[75],"frequency":[76],"as":[80,82],"low":[81],"2.58":[83],"mW/GHz.":[84]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}