{"id":"https://openalex.org/W1915608691","doi":"https://doi.org/10.1109/iscas.2006.1692508","title":"Multiplier Reduction Tree with Logarithmic Logic Depth and Regular Connectivity","display_name":"Multiplier Reduction Tree with Logarithmic Logic Depth and Regular Connectivity","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1915608691","doi":"https://doi.org/10.1109/iscas.2006.1692508","mag":"1915608691"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1692508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017490588","display_name":"Henrik Eriksson","orcid":"https://orcid.org/0000-0001-6464-7231"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"H. Eriksson","raw_affiliation_strings":["VLSI Research Group, Chalmers University of Technology","Dept. of Comput. Sci. & Eng., Chalmers Univ. of Technol., Goteborg"],"affiliations":[{"raw_affiliation_string":"VLSI Research Group, Chalmers University of Technology","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Chalmers Univ. of Technol., Goteborg","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053343948","display_name":"Per Larsson-Edefors","orcid":"https://orcid.org/0000-0001-5779-4313"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"P. Larsson-Edefors","raw_affiliation_strings":["VLSI Research Group, Chalmers University of Technology","Dept. of Comput. Sci. & Eng., Chalmers Univ. of Technol., Goteborg"],"affiliations":[{"raw_affiliation_string":"VLSI Research Group, Chalmers University of Technology","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Chalmers Univ. of Technol., Goteborg","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037308838","display_name":"Mary Sheeran","orcid":"https://orcid.org/0000-0003-2509-0957"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"M. Sheeran","raw_affiliation_strings":["Formal Methods Group, Chalmers University of Technology","[Formal Methods Group, Chalmers University of Technology]"],"affiliations":[{"raw_affiliation_string":"Formal Methods Group, Chalmers University of Technology","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"[Formal Methods Group, Chalmers University of Technology]","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024358692","display_name":"Magnus Sj\u00e4lander","orcid":"https://orcid.org/0000-0003-4232-6976"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"M. Sjalander","raw_affiliation_strings":["VLSI Research Group, Chalmers University of Technology","[VLSI Research Group, Chalmers University of Technology]"],"affiliations":[{"raw_affiliation_string":"VLSI Research Group, Chalmers University of Technology","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"[VLSI Research Group, Chalmers University of Technology]","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046718835","display_name":"Daniel Johansson","orcid":null},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"D. Johansson","raw_affiliation_strings":["VLSI Research Group, Chalmers University of Technology","[VLSI Research Group, Chalmers University of Technology]"],"affiliations":[{"raw_affiliation_string":"VLSI Research Group, Chalmers University of Technology","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"[VLSI Research Group, Chalmers University of Technology]","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008651107","display_name":"M. Scholin","orcid":null},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"M. Scholin","raw_affiliation_strings":["VLSI Research Group, Chalmers University of Technology","[VLSI Research Group, Chalmers University of Technology]"],"affiliations":[{"raw_affiliation_string":"VLSI Research Group, Chalmers University of Technology","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"[VLSI Research Group, Chalmers University of Technology]","institution_ids":["https://openalex.org/I66862912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5017490588"],"corresponding_institution_ids":["https://openalex.org/I66862912"],"apc_list":null,"apc_paid":null,"fwci":4.2124,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.93509148,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.7900375127792358},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6364331841468811},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6339730024337769},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4841216504573822},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4733220040798187},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4625970423221588},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45423266291618347},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4165664613246918},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3894839584827423},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.1785423457622528}],"concepts":[{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.7900375127792358},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6364331841468811},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6339730024337769},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4841216504573822},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4733220040798187},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4625970423221588},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45423266291618347},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4165664613246918},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3894839584827423},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.1785423457622528},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2006.1692508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1692508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.lib.chalmers.se:11251","is_oa":false,"landing_page_url":"http://publications.lib.chalmers.se/publication/11251-multiplier-reduction-tree-with-logarithmic-logic-depth-and-regular-connectivity","pdf_url":null,"source":{"id":"https://openalex.org/S4377196470","display_name":"Chalmers Publication Library (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text.Article.Conference.PeerReviewed"},{"id":"pmh:oai:research.chalmers.se:11251","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/11251","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W574066314","https://openalex.org/W1504785761","https://openalex.org/W1603444000","https://openalex.org/W1963965124","https://openalex.org/W1983849809","https://openalex.org/W2026445983","https://openalex.org/W2107088801","https://openalex.org/W2128061800","https://openalex.org/W2143797077","https://openalex.org/W2154098113","https://openalex.org/W2162250277","https://openalex.org/W3103339143","https://openalex.org/W6616413507"],"related_works":["https://openalex.org/W2952185452","https://openalex.org/W2798106756","https://openalex.org/W2046736294","https://openalex.org/W2980815195","https://openalex.org/W4293584968","https://openalex.org/W2032964960","https://openalex.org/W2384758770","https://openalex.org/W4382701036","https://openalex.org/W2081086357","https://openalex.org/W4281295723"],"abstract_inverted_index":{"A":[0],"novel":[1],"partial-product":[2],"reduction":[3,16,27],"circuit":[4],"for":[5],"use":[6],"in":[7,31],"integer":[8],"multiplication":[9],"is":[10,30],"presented.":[11],"The":[12],"high-performance":[13],"multiplier":[14],"(HPM)":[15],"tree":[17,37],"has":[18],"the":[19,45,50],"ease":[20],"of":[21,23,49],"layout":[22],"a":[24,33,39],"simple":[25],"carry-save":[26],"array,":[28],"but":[29],"fact":[32],"high-speed":[34],"low-power":[35],"Dadda-style":[36],"having":[38],"worst-case":[40],"delay":[41],"which":[42],"depends":[43],"on":[44],"logarithm":[46],"(O(log":[47],"TV))":[48],"word":[51],"length":[52],"N":[53]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}