{"id":"https://openalex.org/W2123820762","doi":"https://doi.org/10.1109/iscas.2005.1466067","title":"Floorplanning with Clock Tree Estimation","display_name":"Floorplanning with Clock Tree Estimation","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2123820762","doi":"https://doi.org/10.1109/iscas.2005.1466067","mag":"2123820762"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1466067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101857296","display_name":"Chih\u2010Hung Lee","orcid":"https://orcid.org/0000-0003-4703-8877"},"institutions":[{"id":"https://openalex.org/I145935303","display_name":"Ling Tung University","ror":"https://ror.org/03vcw8k58","country_code":"TW","type":"education","lineage":["https://openalex.org/I145935303"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chih-Hung Lee","raw_affiliation_strings":["Department of Information Management, Ling Tung College, Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Information Management, Ling Tung College, Taichung, Taiwan","institution_ids":["https://openalex.org/I145935303"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109225982","display_name":"Chin-Hung Su","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Hung Su","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060945705","display_name":"Shih-Hsu Huang","orcid":"https://orcid.org/0000-0001-8908-8384"},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Hsu Huang","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111921772","display_name":"Chih\u2010Yuan Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Yuan Lin","raw_affiliation_strings":["Department of Information & Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Information & Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108416600","display_name":"Tsai\u2010Ming Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsai-Ming Hsieh","raw_affiliation_strings":["Department of Information & Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Information & Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101857296"],"corresponding_institution_ids":["https://openalex.org/I145935303"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.18767617,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"39","issue":null,"first_page":"6244","last_page":"6247"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8340076208114624},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7607667446136475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6033798456192017},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5280930399894714},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.5056140422821045},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.48598942160606384},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4390106797218323},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.43652260303497314},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42642468214035034},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4242575466632843},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.41689935326576233},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3291094899177551},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28726574778556824},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24116408824920654},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19200792908668518},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.0702284574508667}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8340076208114624},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7607667446136475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6033798456192017},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5280930399894714},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.5056140422821045},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.48598942160606384},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4390106797218323},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.43652260303497314},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42642468214035034},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4242575466632843},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.41689935326576233},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3291094899177551},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28726574778556824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24116408824920654},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19200792908668518},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0702284574508667},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1466067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W113756607","https://openalex.org/W1507707340","https://openalex.org/W1972987491","https://openalex.org/W2014489057","https://openalex.org/W2023981464","https://openalex.org/W2068670364","https://openalex.org/W2107166889","https://openalex.org/W2117562055","https://openalex.org/W2136768070","https://openalex.org/W2144473140","https://openalex.org/W2156523233","https://openalex.org/W3154674285","https://openalex.org/W4236626993","https://openalex.org/W6604641522","https://openalex.org/W6677799039"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2123491437","https://openalex.org/W4313332229","https://openalex.org/W2474747038","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3048124756"],"abstract_inverted_index":{"Traditional":[0],"floorplanners":[1],"determine":[2],"the":[3,7,30,35,60,64,92,107,112,120,124],"module":[4],"topology":[5],"for":[6,88,97],"minimization":[8],"of":[9,66],"total":[10,13],"chip":[11,125],"area,":[12],"wirelength,":[14],"and":[15,33,111],"routing":[16],"congestion.":[17],"However,":[18],"as":[19],"design":[20],"complexity":[21],"continues":[22],"to":[23,28,62,82],"increase,":[24],"it":[25],"is":[26,57,95,127],"necessary":[27],"reduce":[29],"clock":[31,36,53,70,86,99,108,113],"skew":[32],"estimate":[34],"latency":[37,114],"during":[38],"floorplanning.":[39],"We":[40],"propose":[41],"a":[42],"two-stage":[43],"simulated":[44],"annealing":[45],"(SA)":[46],"floorplanner":[47,61],"based":[48],"on":[49,123],"sequence-pair":[50],"representation.":[51],"A":[52],"tree":[54,71,87,100,109],"estimation":[55],"model":[56,72],"embedded":[58],"into":[59],"guide":[63],"process":[65],"floorplan":[67],"generation.":[68,101],"Our":[69],"includes":[73],"two":[74],"parts.":[75],"First,":[76],"we":[77],"use":[78],"an":[79,84],"H-tree":[80],"algorithm":[81,94],"predict":[83],"intra-module":[85],"each":[89],"module.":[90],"Second,":[91],"DME":[93],"applied":[96],"inter-module":[98],"Experimental":[102],"data":[103],"show":[104],"that":[105],"both":[106],"wirelength":[110],"can":[115],"be":[116],"improved":[117],"simultaneously,":[118],"while":[119],"extra":[121],"overhead":[122],"area":[126],"small.":[128]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}