{"id":"https://openalex.org/W2132644571","doi":"https://doi.org/10.1109/iscas.2005.1466061","title":"Modeling of MOS Transistors Based on Genetic Algorithm and Simulated Annealing","display_name":"Modeling of MOS Transistors Based on Genetic Algorithm and Simulated Annealing","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2132644571","doi":"https://doi.org/10.1109/iscas.2005.1466061","mag":"2132644571"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1466061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079810808","display_name":"A. Abbasian","orcid":"https://orcid.org/0000-0002-9302-361X"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Abbasian","raw_affiliation_strings":["Low-Power High-Performance Nanosystems Laboratory, ECE Department, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, ECE Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088397458","display_name":"Mohammad Taherzadeh\u2010Sani","orcid":"https://orcid.org/0000-0002-0288-6293"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Taherzadeh-Sani","raw_affiliation_strings":["Low-Power High-Performance Nanosystems Laboratory, ECE Department, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, ECE Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029728957","display_name":"Behnam Amelifard","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR","US"],"is_corresponding":false,"raw_author_name":"B. Amelifard","raw_affiliation_strings":["Low-Power High-Performance Nanosystems Laboratory, ECE Department, University of Tehran, Tehran, Iran","System Power Optimization and Regulation Technology Laboratory, University of Southern California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, ECE Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"System Power Optimization and Regulation Technology Laboratory, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Afzali-Kusha","raw_affiliation_strings":["Low-Power High-Performance Nanosystems Laboratory, ECE Department, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, ECE Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.19429152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"6218","last_page":"6221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9158772230148315},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8239288330078125},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6668218970298767},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.6076540350914001},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.582250714302063},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5806674361228943},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5426898002624512},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.530512273311615},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4566579759120941},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.45083439350128174},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4213230013847351},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3966774344444275},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20379292964935303},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1546836495399475},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.15374761819839478},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14425086975097656},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08225288987159729}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9158772230148315},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8239288330078125},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6668218970298767},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.6076540350914001},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.582250714302063},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5806674361228943},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5426898002624512},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.530512273311615},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4566579759120941},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.45083439350128174},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4213230013847351},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3966774344444275},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20379292964935303},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1546836495399475},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.15374761819839478},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14425086975097656},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08225288987159729}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1466061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.78.2999","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.78.2999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://atrak.usc.edu/~behnam/papers/iscas05-2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1499918059","https://openalex.org/W1527137186","https://openalex.org/W1533614470","https://openalex.org/W1639032689","https://openalex.org/W1977963257","https://openalex.org/W2097327696","https://openalex.org/W2134067926","https://openalex.org/W2145750057","https://openalex.org/W2545686791"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W1742453416","https://openalex.org/W2163800534"],"abstract_inverted_index":{"A":[0],"novel":[1],"method":[2],"to":[3,14,30,40,59,104],"extract":[4],"an":[5],"efficient":[6],"model":[7,46,82,97,110],"for":[8,47,86,90],"metal-oxide-semiconductor":[9],"(MOS)":[10],"transistors":[11],"in":[12,38,117],"order":[13,39],"satisfy":[15],"a":[16,26,42,69,112,118,127],"specific":[17],"accuracy":[18,71,75,114,134],"is":[19,115],"presented.":[20],"The":[21],"approach":[22],"presented":[23],"here":[24],"utilizes":[25],"genetic":[27],"algorithm":[28],"(GA)":[29],"choose":[31],"the":[32,52,55,74,77,93,105,123,130,133,136],"necessary":[33],"physical":[34],"and":[35,88,132],"heuristic":[36],"elements":[37],"define":[41],"compact":[43],"yet":[44],"accurate":[45],"MOS":[48],"I-V":[49],"characteristic.":[50],"Then":[51],"values":[53],"of":[54,76,92,95,125,135],"free":[56],"parameters":[57],"related":[58],"each":[60],"element":[61],"are":[62],"determined":[63],"using":[64],"simulated":[65],"annealing":[66],"(SA).":[67],"For":[68],"desired":[70],"considered":[72],"here,":[73],"results":[78,94],"predicted":[79],"by":[80],"our":[81],"were":[83],"within":[84],"3.1%,":[85],"PMOS,":[87],"1.3%,":[89],"NMOS,":[91],"BSIM3":[96,106],"while":[98],"having":[99],"much":[100],"less":[101],"complexity":[102],"compared":[103],"model.":[107],"When":[108],"this":[109],"with":[111],"variable":[113],"implemented":[116],"circuit":[119],"simulator,":[120],"it":[121],"provides":[122],"freedom":[124],"making":[126],"selection":[128],"between":[129],"time":[131],"simulation.":[137]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}