{"id":"https://openalex.org/W2105587510","doi":"https://doi.org/10.1109/iscas.2005.1466058","title":"A Post Layout Watermarking Method for IP Protection","display_name":"A Post Layout Watermarking Method for IP Protection","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2105587510","doi":"https://doi.org/10.1109/iscas.2005.1466058","mag":"2105587510"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1466058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091246526","display_name":"Tingyuan Nie","orcid":"https://orcid.org/0000-0003-2150-303X"},"institutions":[{"id":"https://openalex.org/I77063589","display_name":"K\u014dchi University","ror":"https://ror.org/01xxp6985","country_code":"JP","type":"education","lineage":["https://openalex.org/I77063589"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tingyuan Nie","raw_affiliation_strings":["Department of Mathematics and Information Science,Graduate School of Science, Kochi University, Kochi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Information Science,Graduate School of Science, Kochi University, Kochi, Japan","institution_ids":["https://openalex.org/I77063589"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018023503","display_name":"Tomoo Kisaka","orcid":null},"institutions":[{"id":"https://openalex.org/I77063589","display_name":"K\u014dchi University","ror":"https://ror.org/01xxp6985","country_code":"JP","type":"education","lineage":["https://openalex.org/I77063589"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kisaka","raw_affiliation_strings":["Department of Mathematics and Information Science,Graduate School of Science, Kochi University, Kochi, Japan","Dept. of Math. & Inf. Sci., Kochi Univ., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Information Science,Graduate School of Science, Kochi University, Kochi, Japan","institution_ids":["https://openalex.org/I77063589"]},{"raw_affiliation_string":"Dept. of Math. & Inf. Sci., Kochi Univ., Japan","institution_ids":["https://openalex.org/I77063589"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032303706","display_name":"Masahiko Toyonaga","orcid":null},"institutions":[{"id":"https://openalex.org/I77063589","display_name":"K\u014dchi University","ror":"https://ror.org/01xxp6985","country_code":"JP","type":"education","lineage":["https://openalex.org/I77063589"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Toyonaga","raw_affiliation_strings":["Department of Mathematics and Information Science,Graduate School of Science, Kochi University, Kochi, Japan","Dept. of Math. & Inf. Sci., Kochi Univ., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Information Science,Graduate School of Science, Kochi University, Kochi, Japan","institution_ids":["https://openalex.org/I77063589"]},{"raw_affiliation_string":"Dept. of Math. & Inf. Sci., Kochi Univ., Japan","institution_ids":["https://openalex.org/I77063589"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I77063589"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.17397571,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"6206","last_page":"6209"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-watermarking","display_name":"Digital watermarking","score":0.9291552901268005},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7004429697990417},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6907355189323425},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6685757637023926},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5232837796211243},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.514123260974884},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5018701553344727},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.4713568091392517},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.4628908038139343},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.4503735601902008},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40673771500587463},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3051118850708008},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2968791723251343},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18265321850776672},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.14427736401557922},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11758032441139221},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10356596112251282},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1006588339805603},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.08901447057723999},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.0802755355834961},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0690663754940033}],"concepts":[{"id":"https://openalex.org/C150817343","wikidata":"https://www.wikidata.org/wiki/Q875932","display_name":"Digital watermarking","level":3,"score":0.9291552901268005},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7004429697990417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6907355189323425},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6685757637023926},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5232837796211243},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.514123260974884},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5018701553344727},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.4713568091392517},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.4628908038139343},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.4503735601902008},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40673771500587463},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3051118850708008},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2968791723251343},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18265321850776672},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.14427736401557922},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11758032441139221},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10356596112251282},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1006588339805603},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.08901447057723999},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0802755355834961},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0690663754940033},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1466058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1986199670","https://openalex.org/W2057570336","https://openalex.org/W2108987401","https://openalex.org/W2115778513","https://openalex.org/W2116388745","https://openalex.org/W2120440805","https://openalex.org/W2155624984","https://openalex.org/W2164102894","https://openalex.org/W2167668681","https://openalex.org/W6678023530","https://openalex.org/W6684537105"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2357425846","https://openalex.org/W2376028644","https://openalex.org/W583900352","https://openalex.org/W1873584906","https://openalex.org/W2248366743","https://openalex.org/W2595178692","https://openalex.org/W1964352816","https://openalex.org/W4255065483","https://openalex.org/W2149708261"],"abstract_inverted_index":{"We":[0,68,95],"propose":[1],"a":[2,51],"new":[3],"watermarking":[4,102],"system":[5,47,103],"for":[6,23,119],"VLSI":[7],"layout":[8,24,37,123],"design":[9,25,124],"intellectual":[10],"property":[11],"protection":[12],"(IPP)":[13],"that":[14,55],"will":[15],"not":[16,80],"damage":[17],"circuit":[18],"properties.":[19],"The":[20,43],"previous":[21],"studies":[22],"IPP":[26],"are":[27,117],"mainly":[28],"restricted":[29],"to":[30,49,84,125],"pre-layout":[31],"design,":[32],"i.e.":[33],"they":[34],"would":[35],"increase":[36],"size":[38],"and":[39,61,111],"vary":[40],"signal":[41],"timing.":[42],"idea":[44],"of":[45,58,100],"our":[46,101],"is":[48,79],"use":[50,92],"special":[52],"incremental":[53],"router":[54],"removes":[56],"wires":[57],"target":[59],"nets":[60],"re-routes":[62],"them":[63],"by":[64],"inserting":[65],"redundant":[66,77],"bends.":[67],"can":[69],"distinguish":[70],"the":[71,88,97,120],"marked":[72],"net":[73],"from":[74],"others.":[75],"This":[76],"insertion":[78],"always":[81],"possible":[82],"according":[83],"wire":[85,106],"density":[86,107],"around":[87],"wire,":[89],"thus":[90],"we":[91],"it":[93],"iteratively.":[94],"evaluated":[96],"success":[98],"possibilities":[99],"in":[104],"various":[105],"benchmark":[108],"circuits":[109],"experimentally":[110],"found":[112],"more":[113],"than":[114],"three":[115],"iterations":[116],"enough":[118],"practical":[121],"post":[122],"achieve":[126],"successful":[127],"watermarking.":[128]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}