{"id":"https://openalex.org/W2117832465","doi":"https://doi.org/10.1109/iscas.2005.1466055","title":"The Realization of a Mismatch-free and 1.5-bit Over-sampling Pipelined ADC","display_name":"The Realization of a Mismatch-free and 1.5-bit Over-sampling Pipelined ADC","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2117832465","doi":"https://doi.org/10.1109/iscas.2005.1466055","mag":"2117832465"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1466055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108606291","display_name":"Soko Tanaka","orcid":null},"institutions":[{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"S. Tanaka","raw_affiliation_strings":["Department of E.E.C.E., Chuo University, Tokyo, Japan","Dept. of E.E.C.E., Chuo Univ., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of E.E.C.E., Chuo University, Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]},{"raw_affiliation_string":"Dept. of E.E.C.E., Chuo Univ., Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062599803","display_name":"Y. Ghoda","orcid":null},"institutions":[{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Ghoda","raw_affiliation_strings":["Graduate School of E.E.C.E, Chuo University, Tokyo, Japan","Dept. of E.E.C.E., Chuo Univ., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of E.E.C.E, Chuo University, Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]},{"raw_affiliation_string":"Dept. of E.E.C.E., Chuo Univ., Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063018266","display_name":"Y. Sugimoto","orcid":"https://orcid.org/0000-0002-9376-3140"},"institutions":[{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Sugimoto","raw_affiliation_strings":["Department of E.E.C.E., Chuo University, Tokyo, Japan","Dept. of E.E.C.E., Chuo Univ., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of E.E.C.E., Chuo University, Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]},{"raw_affiliation_string":"Dept. of E.E.C.E., Chuo Univ., Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108606291"],"corresponding_institution_ids":["https://openalex.org/I96679780"],"apc_list":null,"apc_paid":null,"fwci":0.291,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.638066,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"6194","last_page":"6197"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9625020027160645},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6838521957397461},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6301442980766296},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6106963157653809},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.5882946848869324},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5530350208282471},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.49886560440063477},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.49783873558044434},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4967828392982483},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.49246057868003845},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.48797863721847534},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.4541683495044708},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.3235453963279724},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17740410566329956},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15128624439239502},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1258085072040558},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12301647663116455},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07492977380752563}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9625020027160645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6838521957397461},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6301442980766296},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6106963157653809},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.5882946848869324},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5530350208282471},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.49886560440063477},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.49783873558044434},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4967828392982483},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.49246057868003845},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.48797863721847534},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.4541683495044708},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.3235453963279724},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17740410566329956},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15128624439239502},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1258085072040558},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12301647663116455},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07492977380752563},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1466055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1505760695","https://openalex.org/W1588951598","https://openalex.org/W1592506358","https://openalex.org/W2035146708","https://openalex.org/W2082487225","https://openalex.org/W2100180176","https://openalex.org/W2128330722"],"related_works":["https://openalex.org/W2341231357","https://openalex.org/W2348160167","https://openalex.org/W3082766528","https://openalex.org/W2024969921","https://openalex.org/W2759515872","https://openalex.org/W4327927710","https://openalex.org/W2542593952","https://openalex.org/W2035972461","https://openalex.org/W2907719525","https://openalex.org/W2016410180"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,51,89,96],"simple":[4],"method":[5],"to":[6,75,104,108],"realize":[7],"an":[8,76],"over-sampling":[9,57],"pipelined":[10,58],"analog-to-digital":[11],"converter":[12],"(ADC)":[13],"with":[14,60],"1.5-bit":[15,31,61],"bit-blocks.":[16],"The":[17,47],"ADC":[18,53,59],"performs":[19],"conversion":[20],"by":[21],"permuting":[22],"internal":[23],"capacitors":[24],"in":[25,33,43,99],"alternate":[26],"clocks":[27],"of":[28,50,68,83,92,113],"the":[29,34,39,44,84,102,109,117],"upper":[30,85],"bit-blocks":[32,42,62,87],"analog":[35],"domain,":[36],"then":[37],"averaging":[38],"data":[40],"from":[41],"digital":[45],"domain.":[46],"behavioral":[48],"simulation":[49],"14-bit":[52],"verified":[54],"that":[55],"this":[56],"has":[63,88],"more":[64],"than":[65],"70":[66],"dB":[67,106],"spurious-free":[69],"dynamic":[70],"range":[71],"(SFDR)":[72],"for":[73],"up":[74,107],"8":[77],"MHz":[78,115],"input":[79],"signal":[80,110],"when":[81,116],"each":[82],"three":[86],"gain":[90],"error":[91],"+0.8":[93],"%.":[94],"Using":[95],"S/H":[97],"circuit":[98],"front":[100],"improves":[101],"SFDR":[103],"95":[105],"frequency":[111,119],"bandwidth":[112],"25.6":[114],"clock":[118],"is":[120],"102.4":[121],"MHz.":[122]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}