{"id":"https://openalex.org/W2163511129","doi":"https://doi.org/10.1109/iscas.2005.1466001","title":"Analog VLSI Circuit-Level Synthesis using Multi-Placement Structures","display_name":"Analog VLSI Circuit-Level Synthesis using Multi-Placement Structures","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2163511129","doi":"https://doi.org/10.1109/iscas.2005.1466001","mag":"2163511129"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1466001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049470870","display_name":"Raoul F. Badaoui","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R.F. Badaoui","raw_affiliation_strings":["University of Cincinnati, USA"],"affiliations":[{"raw_affiliation_string":"University of Cincinnati, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Vemuri","raw_affiliation_strings":["University of Cincinnati, USA"],"affiliations":[{"raw_affiliation_string":"University of Cincinnati, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049470870"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2167059,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"5978","last_page":"5981"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7641196250915527},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.7442960739135742},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5375833511352539},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5212001204490662},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4906519949436188},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.485128253698349},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4809126555919647},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4681812822818756},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4570264518260956},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4218734800815582},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41497594118118286},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3917674422264099},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3473929166793823},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32635194063186646},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2610955238342285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17520979046821594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12260261178016663},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12114471197128296},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08843028545379639}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7641196250915527},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.7442960739135742},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5375833511352539},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5212001204490662},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4906519949436188},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.485128253698349},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4809126555919647},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4681812822818756},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4570264518260956},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4218734800815582},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41497594118118286},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3917674422264099},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3473929166793823},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32635194063186646},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2610955238342285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17520979046821594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12260261178016663},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12114471197128296},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08843028545379639},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1466001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W190668784","https://openalex.org/W560265616","https://openalex.org/W1555778358","https://openalex.org/W1602353090","https://openalex.org/W2100776169","https://openalex.org/W2117278569","https://openalex.org/W2119548103","https://openalex.org/W2141776905","https://openalex.org/W2146519106","https://openalex.org/W2150456555","https://openalex.org/W2151538019","https://openalex.org/W4236566559","https://openalex.org/W4251670622","https://openalex.org/W6607758011"],"related_works":["https://openalex.org/W2393658466","https://openalex.org/W2383563100","https://openalex.org/W2362503410","https://openalex.org/W2914442136","https://openalex.org/W2376028644","https://openalex.org/W2744948163","https://openalex.org/W4248234938","https://openalex.org/W2368652795","https://openalex.org/W2391880898","https://openalex.org/W2167859409"],"abstract_inverted_index":{"This":[0,46,124],"paper":[1,125],"contributes":[2],"to":[3,30,99,113],"the":[4,8,82,85,94,119],"circuit-level":[5,24],"design":[6],"field":[7],"novel":[9],"idea":[10],"of":[11,58,65,70,84,89,105,121],"multi-placement":[12,27,135],"structures.":[13,136],"They":[14,116],"enable":[15],"a":[16,36,59,63,71,75,127],"fast":[17,76],"and":[18,56],"optimized":[19],"placement":[20],"instantiation":[21],"in":[22,44,118],"analog":[23,109,132],"synthesis.":[25,45],"A":[26],"structure":[28,48],"needs":[29],"be":[31,114],"generated":[32],"only":[33],"once":[34],"for":[35,53,68,131],"specific":[37],"circuit":[38,72,128],"topology.":[39],"We":[40],"propose":[41],"its":[42],"use":[43],"pre-generated":[47],"instantiates":[49],"different":[50,54],"layout":[51],"floor-plans":[52],"sizes":[55],"parameters":[57],"circuit.":[60],"It":[61],"offers":[62],"multitude":[64],"high-quality":[66],"variants":[67,91],"placements":[69,90],"along":[73],"with":[74],"execution":[77],"time.":[78],"Speed":[79],"results":[80],"from":[81,93],"efficiency":[83],"structure.":[86],"The":[87,102],"optimality":[88],"derives":[92],"intelligent":[95],"search":[96],"process":[97],"used":[98],"build":[100],"it.":[101],"target":[103],"benchmarks":[104],"these":[106],"structures":[107],"are":[108,117],"ones":[110],"that":[111],"need":[112],"synthesized.":[115],"vicinity":[120],"25":[122],"modules.":[123],"presents":[126],"synthesis":[129],"approach":[130],"circuits":[133],"using":[134]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}