{"id":"https://openalex.org/W2096029081","doi":"https://doi.org/10.1109/iscas.2005.1465998","title":"Rules for Systematic Synthesis of All-Transistor Analogue Circuits by Admittance Matrix Expansion","display_name":"Rules for Systematic Synthesis of All-Transistor Analogue Circuits by Admittance Matrix Expansion","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2096029081","doi":"https://doi.org/10.1109/iscas.2005.1465998","mag":"2096029081"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112402801","display_name":"Phil Corbishley","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"P. Corbishley","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, Imperial College London, London, UK","Dept. of Electr. & Electron. Eng.,, Imperial Coll. London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng.,, Imperial Coll. London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079880866","display_name":"D.G. Haigh","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D.G. Haigh","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, Imperial College London, London, UK","Dept. of Electr. & Electron. Eng.,, Imperial Coll. London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng.,, Imperial Coll. London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112402801"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":2.8455,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.90570424,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"5966","last_page":"5969"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9807000160217285,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.73732590675354},{"id":"https://openalex.org/keywords/admittance-parameters","display_name":"Admittance parameters","score":0.7313476204872131},{"id":"https://openalex.org/keywords/admittance","display_name":"Admittance","score":0.708646297454834},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5983312129974365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5792428255081177},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5365872979164124},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.4581649899482727},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43737122416496277},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27077051997184753},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20534303784370422},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17649051547050476},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09752410650253296},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.09681686758995056}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.73732590675354},{"id":"https://openalex.org/C133833761","wikidata":"https://www.wikidata.org/wiki/Q16001847","display_name":"Admittance parameters","level":3,"score":0.7313476204872131},{"id":"https://openalex.org/C108811297","wikidata":"https://www.wikidata.org/wiki/Q214518","display_name":"Admittance","level":3,"score":0.708646297454834},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5983312129974365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5792428255081177},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5365872979164124},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.4581649899482727},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43737122416496277},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27077051997184753},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20534303784370422},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17649051547050476},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09752410650253296},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.09681686758995056},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1490446739","https://openalex.org/W1536945048","https://openalex.org/W1586698348","https://openalex.org/W1909360411","https://openalex.org/W2017247801"],"related_works":["https://openalex.org/W2563111511","https://openalex.org/W2913402129","https://openalex.org/W2161728531","https://openalex.org/W2044195815","https://openalex.org/W2541620444","https://openalex.org/W2057151759","https://openalex.org/W2368309484","https://openalex.org/W2066729819","https://openalex.org/W2460740512","https://openalex.org/W2163540231"],"abstract_inverted_index":{"A":[0],"previous":[1],"method":[2],"for":[3],"synthesis":[4,37,66,73],"of":[5,18,42,60],"all-transistor":[6],"circuits":[7,20,43,50],"suffered":[8],"from":[9],"the":[10,32,36,40,61,65,72,76],"disadvantage":[11],"that":[12,39],"it":[13],"generated":[14,44],"a":[15],"large":[16],"number":[17,41],"possible":[19],"which":[21,51],"would":[22],"require":[23],"computer":[24],"generation":[25],"and":[26],"evaluation.":[27],"We":[28],"propose":[29],"restrictions":[30],"on":[31],"transformations":[33],"used":[34],"in":[35,64,75],"such":[38],"is":[45],"much":[46],"reduced":[47],"while":[48],"retaining":[49],"have":[52],"desirable":[53],"performance":[54],"characteristics.":[55],"Finally,":[56],"we":[57],"consider":[58],"reduction":[59],"trial-and-error":[62],"element":[63],"process":[67],"by":[68],"exploring":[69],"carrying":[70],"out":[71],"entirely":[74],"admittance":[77],"matrix":[78],"domain.":[79]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}