{"id":"https://openalex.org/W1918271415","doi":"https://doi.org/10.1109/iscas.2005.1465991","title":"An Advance RTLtoGDS2 Design Methodology for 90nm and below System LSI's to Solve Timing Closure, Signal Integrity and Design for Manufacturing","display_name":"An Advance RTLtoGDS2 Design Methodology for 90nm and below System LSI's to Solve Timing Closure, Signal Integrity and Design for Manufacturing","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W1918271415","doi":"https://doi.org/10.1109/iscas.2005.1465991","mag":"1918271415"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465991","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465991","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057068098","display_name":"Nobuyuki Nishiguchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"N. Nishiguchi","raw_affiliation_strings":["Design Technology Development Department, STARC, Yokohama, Japan","Design Technol. Dev. Dept., STARC, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Design Technology Development Department, STARC, Yokohama, Japan","institution_ids":[]},{"raw_affiliation_string":"Design Technol. Dev. Dept., STARC, Yokohama, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5057068098"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10055272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5938","last_page":"5941"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.7443617582321167},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6673434972763062},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.6480796933174133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6371439099311829},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5576486587524414},{"id":"https://openalex.org/keywords/closure","display_name":"Closure (psychology)","score":0.5019822120666504},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4709005653858185},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46407583355903625},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.46039289236068726},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4482083320617676},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.44421228766441345},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4392681121826172},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38292694091796875},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2916033864021301},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.25037509202957153},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19358813762664795},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.12337809801101685},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.1127842366695404},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08957427740097046}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.7443617582321167},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6673434972763062},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.6480796933174133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6371439099311829},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5576486587524414},{"id":"https://openalex.org/C146834321","wikidata":"https://www.wikidata.org/wiki/Q2979672","display_name":"Closure (psychology)","level":2,"score":0.5019822120666504},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4709005653858185},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46407583355903625},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.46039289236068726},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4482083320617676},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.44421228766441345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4392681121826172},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38292694091796875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2916033864021301},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.25037509202957153},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19358813762664795},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12337809801101685},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.1127842366695404},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08957427740097046},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465991","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465991","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2965410099","https://openalex.org/W4235454973","https://openalex.org/W4386105410","https://openalex.org/W2148913576","https://openalex.org/W2250058922","https://openalex.org/W2533759086","https://openalex.org/W2246813539","https://openalex.org/W2097451288","https://openalex.org/W2394154616","https://openalex.org/W1918271415"],"abstract_inverted_index":{"An":[0],"advanced":[1],"design":[2,27,44,66],"methodology":[3,14,58],"for":[4,28,61],"90":[5,68],"nm":[6,69],"and":[7,26,41,72],"below":[8],"system":[9],"LSI":[10],"is":[11,59],"described.":[12],"The":[13],"provides":[15],"the":[16,50,57,73],"total":[17],"solution":[18],"to":[19,32,48],"solve":[20],"timing":[21],"closure,":[22],"signal":[23],"integrity":[24],"issues":[25],"manufacturing":[29],"in":[30,67],"RTL":[31],"GDS2":[33],"silicon":[34,52,75],"implementation.":[35,45],"It":[36],"also":[37],"focuses":[38],"on":[39],"hierarchical":[40],"low":[42],"power":[43],"Sign-off":[46],"criteria":[47],"guarantee":[49],"first":[51,74],"success":[53],"are":[54],"presented.":[55],"Also,":[56],"adapted":[60],"actual":[62],"CPU":[63],"RISC":[64],"core":[65],"process":[70],"technology,":[71],"worked":[76],"well":[77],"as":[78],"designed.":[79]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}