{"id":"https://openalex.org/W2168731975","doi":"https://doi.org/10.1109/iscas.2005.1465988","title":"Designing and Packaging Technology of Renesas SIP","display_name":"Designing and Packaging Technology of Renesas SIP","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2168731975","doi":"https://doi.org/10.1109/iscas.2005.1465988","mag":"2168731975"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465988","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465988","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102881146","display_name":"Noriaki Sakamoto","orcid":"https://orcid.org/0000-0002-7344-6770"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"N. Sakamoto","raw_affiliation_strings":["Custom LSI Business Unit, System Solution Integrated Product Design Department System Solution Business Group, Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Custom LSI Business Unit, System Solution Integrated Product Design Department System Solution Business Group, Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058975372","display_name":"Norihiko Sugita","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Sugita","raw_affiliation_strings":["Custom LSI Business Unit, System Solution Integrated Product Design Department System Solution Business Group, Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Custom LSI Business Unit, System Solution Integrated Product Design Department System Solution Business Group, Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112081185","display_name":"Toshiyuki Kikuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kikuchi","raw_affiliation_strings":["Custom LSI Business Unit, System Solution Integrated Product Design Department System Solution Business Group, Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Custom LSI Business Unit, System Solution Integrated Product Design Department System Solution Business Group, Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003772979","display_name":"Hideki Tanaka","orcid":"https://orcid.org/0000-0001-7295-1954"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Tanaka","raw_affiliation_strings":["Custom LSI Business Unit, System Solution Integrated Product Design Department System Solution Business Group, Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Custom LSI Business Unit, System Solution Integrated Product Design Department System Solution Business Group, Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109099447","display_name":"T. Akazawa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Akazawa","raw_affiliation_strings":["Custom LSI Business Unit, System Solution Integrated Product Design Department System Solution Business Group, Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Custom LSI Business Unit, System Solution Integrated Product Design Department System Solution Business Group, Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102881146"],"corresponding_institution_ids":["https://openalex.org/I4210153176"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61957908,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9 1","issue":null,"first_page":"5926","last_page":"5929"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-in-package","display_name":"System in package","score":0.8280919790267944},{"id":"https://openalex.org/keywords/packaging-engineering","display_name":"Packaging engineering","score":0.5445232391357422},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4560752213001251},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.4465067386627197},{"id":"https://openalex.org/keywords/emi","display_name":"EMI","score":0.4116674065589905},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4081650376319885},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38866516947746277},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3741520047187805},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.29886573553085327},{"id":"https://openalex.org/keywords/electromagnetic-interference","display_name":"Electromagnetic interference","score":0.2823256850242615},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12842121720314026},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.08312606811523438}],"concepts":[{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.8280919790267944},{"id":"https://openalex.org/C193149544","wikidata":"https://www.wikidata.org/wiki/Q7122904","display_name":"Packaging engineering","level":2,"score":0.5445232391357422},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4560752213001251},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.4465067386627197},{"id":"https://openalex.org/C43461449","wikidata":"https://www.wikidata.org/wiki/Q2495531","display_name":"EMI","level":3,"score":0.4116674065589905},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4081650376319885},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38866516947746277},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3741520047187805},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.29886573553085327},{"id":"https://openalex.org/C184892835","wikidata":"https://www.wikidata.org/wiki/Q1474513","display_name":"Electromagnetic interference","level":2,"score":0.2823256850242615},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12842121720314026},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.08312606811523438}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465988","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465988","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2120623318","https://openalex.org/W2120929920","https://openalex.org/W2144496197","https://openalex.org/W2335184226","https://openalex.org/W6678027717","https://openalex.org/W6678178862"],"related_works":["https://openalex.org/W2735584304","https://openalex.org/W1543593092","https://openalex.org/W2099533998","https://openalex.org/W2168731975","https://openalex.org/W1996508635","https://openalex.org/W2079003424","https://openalex.org/W2346056336","https://openalex.org/W2158537116","https://openalex.org/W4389046012","https://openalex.org/W2885808966"],"abstract_inverted_index":{"Renesas":[0],"Technology":[1],"Corp.":[2],"started":[3],"an":[4],"SIP":[5,87],"(solution":[6],"integrated":[7],"product)":[8],"Project":[9],"in":[10,21,33,46],"April":[11],"1999,":[12],"aiming":[13],"at":[14],"the":[15,18,79,89],"promotion":[16],"of":[17,53,71,81],"SiP":[19,24],"(system":[20,37],"package)":[22],"business.":[23],"can":[25,85],"achieve":[26],"1/10-1/6":[27],"design":[28],"TAT":[29],"(turn":[30],"around":[31],"time)":[32],"comparison":[34],"with":[35],"SoC":[36],"on":[38],"chip).":[39],"SiP,":[40],"which":[41],"packs":[42],"a":[43,47,72,75],"few":[44],"chips":[45],"single":[48],"package,":[49],"has":[50],"also":[51],"advantages":[52],"EMI":[54],"noise":[55],"reduction":[56,61],"and":[57,68,74,97],"customer's":[58],"substrate":[59],"area":[60],"by":[62],"using":[63],"signal":[64],"integrity":[65],"analysis":[66],"technology":[67,70],"packaging":[69],"planar":[73],"stack":[76],"structure.":[77],"On":[78],"basis":[80],"these":[82],"technologies,":[83],"we":[84],"enlarge":[86],"for":[88],"digital":[90,95],"consumer":[91],"field,":[92,96],"analog":[93],"included":[94],"other":[98],"fields.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}