{"id":"https://openalex.org/W1570659056","doi":"https://doi.org/10.1109/iscas.2005.1465958","title":"Implementation of SIMD Vision Chip with 128X128 Array of Analogue Processing Elements","display_name":"Implementation of SIMD Vision Chip with 128X128 Array of Analogue Processing Elements","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W1570659056","doi":"https://doi.org/10.1109/iscas.2005.1465958","mag":"1570659056"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465958","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057658631","display_name":"Piotr Dudek","orcid":"https://orcid.org/0000-0002-6511-6165"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"P. Dudek","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Manchester, Institute of Science and Technology, Manchester, UK","Sch. of Electr. & Electron. Eng., Manchester Univ., , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Manchester Univ., , UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5057658631"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":3.6233,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.92314386,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"5806","last_page":"5809"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.7740134000778198},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7159293293952942},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6764470934867859},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6188890933990479},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.5722557306289673},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5367542505264282},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5218626260757446},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5203744769096375},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5110372304916382},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.470418244600296},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4676392078399658},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35685083270072937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2343214452266693},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2289315164089203},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20668867230415344},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.16925883293151855},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12297245860099792}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7740134000778198},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7159293293952942},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6764470934867859},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6188890933990479},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.5722557306289673},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5367542505264282},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5218626260757446},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5203744769096375},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5110372304916382},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.470418244600296},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4676392078399658},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35685083270072937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2343214452266693},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2289315164089203},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20668867230415344},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.16925883293151855},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12297245860099792},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1465958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465958","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/b83c7977-dad2-4f45-85dd-c7184ac4a73b","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/b83c7977-dad2-4f45-85dd-c7184ac4a73b","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Dudek, P 2005, Implementation of simd vision chip with 128x128 array of analogue processing elements. in Proceedings - IEEE International Symposium on Circuits and Systems|Proc IEEE Int Symp Circuits Syst. pp. 5806-5809, IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005, Kobe, 1/07/05. https://doi.org/10.1109/ISCAS.2005.1465958","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1007778403","https://openalex.org/W1511946873","https://openalex.org/W1638399430","https://openalex.org/W1831098980","https://openalex.org/W2091706984","https://openalex.org/W2128194029","https://openalex.org/W2165352122","https://openalex.org/W6679323557"],"related_works":["https://openalex.org/W2065177255","https://openalex.org/W69419317","https://openalex.org/W2013845618","https://openalex.org/W2021671109","https://openalex.org/W2156571376","https://openalex.org/W1667038987","https://openalex.org/W1591963733","https://openalex.org/W2096870795","https://openalex.org/W2167865373","https://openalex.org/W2038729084"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,7,39,52,57,60,67],"latest":[4],"implementation":[5,44],"of":[6,38,51,59,69],"SIMD":[8],"current-mode":[9],"analogue":[10,53,61],"matrix":[11],"processor":[12],"architecture.":[13],"The":[14,36,48],"SCAMP-3":[15],"vision":[16],"chip":[17,40],"has":[18],"been":[19],"fabricated":[20],"in":[21],"a":[22,29],"0.35":[23],"micrometre":[24],"CMOS":[25],"technology":[26],"and":[27,43,66,72],"comprises":[28],"128/spl":[30],"times/128":[31],"general-purpose":[32],"programmable":[33],"processor-per-pixel":[34],"array.":[35],"architecture":[37],"is":[41,55,64,75],"overviewed":[42],"issues":[45],"are":[46],"considered.":[47],"circuit":[49],"design":[50,68],"register":[54],"presented,":[56],"layout":[58],"processing":[62],"element":[63],"discussed":[65],"control-signal":[70],"drivers":[71],"readout":[73],"circuitry":[74],"overviewed.":[76]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}