{"id":"https://openalex.org/W2117093922","doi":"https://doi.org/10.1109/iscas.2005.1465953","title":"Low Complexity, High Speed Decoder Architecture for Quasi-Cyclic LDPC Codes","display_name":"Low Complexity, High Speed Decoder Architecture for Quasi-Cyclic LDPC Codes","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2117093922","doi":"https://doi.org/10.1109/iscas.2005.1465953","mag":"2117093922"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100697000","display_name":"Zhongfeng Wang","orcid":"https://orcid.org/0000-0003-0402-7334"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhongfeng Wang","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, CA, USA","Sch. of Electr. Eng. & Comput. Sci., Oregon State Univ, Corvallis, CA, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, CA, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Sch. of Electr. Eng. & Comput. Sci., Oregon State Univ, Corvallis, CA, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063037037","display_name":"Qingwei Jia","orcid":"https://orcid.org/0009-0009-5755-3128"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Qing-wei Jia","raw_affiliation_strings":["Seagate Technology International, Singapore","Seagate Technol"],"affiliations":[{"raw_affiliation_string":"Seagate Technology International, Singapore","institution_ids":[]},{"raw_affiliation_string":"Seagate Technol","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100697000"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":4.6719,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.95376986,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"5786","last_page":"5789"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.8957854509353638},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.712654173374176},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6261824369430542},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6075983643531799},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.6039407253265381},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5986052751541138},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5576375722885132},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4744728207588196},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4659142792224884},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3572703003883362},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27479150891304016},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.06916370987892151},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06795850396156311}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.8957854509353638},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.712654173374176},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6261824369430542},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6075983643531799},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.6039407253265381},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5986052751541138},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5576375722885132},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4744728207588196},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4659142792224884},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3572703003883362},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27479150891304016},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.06916370987892151},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06795850396156311},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1534696366","https://openalex.org/W1553026542","https://openalex.org/W2118734303","https://openalex.org/W2119298271","https://openalex.org/W2120038109","https://openalex.org/W2132126008","https://openalex.org/W2132161120","https://openalex.org/W2135764410","https://openalex.org/W2147776616","https://openalex.org/W2157020676","https://openalex.org/W2164179402","https://openalex.org/W6631920370","https://openalex.org/W6679769809","https://openalex.org/W6682921780"],"related_works":["https://openalex.org/W406587413","https://openalex.org/W4244085088","https://openalex.org/W2154078079","https://openalex.org/W2064674583","https://openalex.org/W2353338231","https://openalex.org/W2035769530","https://openalex.org/W2141913236","https://openalex.org/W2077272551","https://openalex.org/W2889372359","https://openalex.org/W2388275429"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,56,67,71,78],"low":[4,13],"complexity,":[5],"very":[6],"high":[7],"speed":[8],"decoder":[9,75],"architecture":[10],"for":[11],"quasi-cyclic":[12],"density":[14],"parity":[15],"check":[16],"(QC-LDPC)":[17],"codes,":[18],"specifically":[19],"Euclidian":[20],"geometry":[21],"(EG)":[22],"based":[23],"QC-LDPC":[24],"codes.":[25],"Algorithmic":[26],"transformation":[27],"and":[28],"architectural":[29],"level":[30],"optimizations":[31],"are":[32,44],"employed":[33],"to":[34,46],"increase":[35,48],"the":[36,49,53,64],"clock":[37],"speed.":[38],"Enhanced":[39],"partially":[40],"parallel":[41],"decoding":[42],"architectures":[43],"proposed":[45,65],"linearly":[47],"overall":[50],"throughput":[51,80],"with":[52],"introduction":[54],"of":[55,59,70,81],"small":[57],"percentage":[58],"extra":[60],"hardware.":[61],"Based":[62],"on":[63],"architecture,":[66],"FPGA":[68],"implementation":[69],"(8176,":[72],"7154)":[73],"EG-LDPC":[74],"can":[76],"achieve":[77],"worst-case":[79],"169":[82],"Mbit/s.":[83]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}