{"id":"https://openalex.org/W2142248484","doi":"https://doi.org/10.1109/iscas.2005.1465952","title":"Quantized LDPC Decoder Design for Binary Symmetric Channels","display_name":"Quantized LDPC Decoder Design for Binary Symmetric Channels","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2142248484","doi":"https://doi.org/10.1109/iscas.2005.1465952","mag":"2142248484"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024044976","display_name":"Rohit Singhal","orcid":"https://orcid.org/0000-0002-0687-6930"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Singhal","raw_affiliation_strings":["Computer Science, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113172426","display_name":"G.S. Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.S. Choi","raw_affiliation_strings":["Electrical Engineering, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076611650","display_name":"Rajarshi Mahapatra","orcid":"https://orcid.org/0000-0003-0155-0218"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.N. Mahapatra","raw_affiliation_strings":["Computer Science, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5024044976"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.2736,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68199081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"5782","last_page":"5785"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.8600553870201111},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7390047311782837},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7138071656227112},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6431942582130432},{"id":"https://openalex.org/keywords/forward-error-correction","display_name":"Forward error correction","score":0.6417068243026733},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.6047960519790649},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5621703863143921},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5377346277236938},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5364089608192444},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40340548753738403},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34392789006233215},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33597397804260254},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.19817280769348145},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10990643501281738},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10133683681488037}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.8600553870201111},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7390047311782837},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7138071656227112},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6431942582130432},{"id":"https://openalex.org/C202932441","wikidata":"https://www.wikidata.org/wiki/Q55611017","display_name":"Forward error correction","level":3,"score":0.6417068243026733},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.6047960519790649},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5621703863143921},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5377346277236938},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5364089608192444},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40340548753738403},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34392789006233215},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33597397804260254},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.19817280769348145},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10990643501281738},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10133683681488037}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1465952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.469.4760","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.469.4760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://research.cs.tamu.edu/codesign/Publication-list/ISCAS 2005-singhal.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1608679777","https://openalex.org/W1907580649","https://openalex.org/W1956234555","https://openalex.org/W2064674583","https://openalex.org/W2111981807","https://openalex.org/W2118734303","https://openalex.org/W2121606987","https://openalex.org/W2127490352","https://openalex.org/W2128765501","https://openalex.org/W2144652834","https://openalex.org/W2150419763","https://openalex.org/W2152467280","https://openalex.org/W2291999865","https://openalex.org/W4247087667","https://openalex.org/W6681294020","https://openalex.org/W6696634739"],"related_works":["https://openalex.org/W2623918504","https://openalex.org/W2957709805","https://openalex.org/W2916248738","https://openalex.org/W1968720239","https://openalex.org/W4387475406","https://openalex.org/W2622922565","https://openalex.org/W2100531868","https://openalex.org/W2124455219","https://openalex.org/W2121747124","https://openalex.org/W2011630204"],"abstract_inverted_index":{"Binary":[0],"symmetric":[1],"channels":[2],"(BSC)":[3],"like":[4],"the":[5,9,33,44,52,84,106,123,126,129,142],"interchip":[6],"buses":[7,11,62],"and":[8,27,35,89,96,128],"intrachip":[10],"are":[12,63,133],"gaining":[13],"a":[14,48,100,114,151],"lot":[15],"of":[16,86,116,125],"attention":[17],"due":[18,50,140],"to":[19,51,65,76,121,141],"their":[20],"widespread":[21],"use":[22],"with":[23],"multimedia":[24],"storage":[25],"devices":[26],"on":[28,105,150],"system-on-chips":[29],"(SoC)":[30],"respectively.":[31],"While":[32],"audio":[34],"video":[36],"traffic":[37],"between":[38,70],"systems":[39],"has":[40],"increased":[41],"manyfold":[42],"over":[43],"years,":[45],"SoC":[46],"is":[47,81,99,145],"reality":[49],"advances":[53],"in":[54,83,138],"technology":[55],"as":[56,113],"predicted":[57],"by":[58],"Moore's":[59],"law.":[60],"These":[61],"prone":[64],"error":[66,88,91],"arising":[67],"from":[68],"crosstalk":[69],"wires,":[71],"propagation":[72],"delay":[73],"etc.":[74],"Due":[75],"low":[77,107],"latency":[78],"requirements,":[79],"re-transmission":[80],"undesirable":[82],"event":[85],"an":[87],"forward":[90],"correction":[92],"(FEC)":[93],"becomes":[94],"more":[95,97],"desirable":[98],"necessity.":[101],"This":[102],"paper":[103],"focuses":[104],"density":[108],"parity":[109],"check":[110],"(LDPC)":[111],"codes":[112],"means":[115],"FEC.":[117],"Several":[118],"quantization":[119,143],"schemes":[120,144],"reduce":[122],"size":[124,139],"decoder,":[127],"associated":[130],"code":[131],"performance,":[132],"presented":[134],"herein.":[135],"The":[136],"reduction":[137],"made":[146],"apparent":[147],"via":[148],"implementation":[149],"Xilinx":[152],"Virtex":[153],"FPGA.":[154]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}