{"id":"https://openalex.org/W2121835732","doi":"https://doi.org/10.1109/iscas.2005.1465928","title":"Instruction-Based Delay Fault Self-Testing of Pipelined Processor Cores","display_name":"Instruction-Based Delay Fault Self-Testing of Pipelined Processor Cores","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2121835732","doi":"https://doi.org/10.1109/iscas.2005.1465928","mag":"2121835732"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]},{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["IN","JP"],"is_corresponding":true,"raw_author_name":"V. Singh","raw_affiliation_strings":["Central Electronics Engineering Research Institute, Pilani, India","Nara Institute of Science and Technology, Ikoma, Nara, Japan"],"affiliations":[{"raw_affiliation_string":"Central Electronics Engineering Research Institute, Pilani, India","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"Nara Institute of Science and Technology, Ikoma, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070572924","display_name":"Michiko Inoue","orcid":"https://orcid.org/0000-0002-9837-5147"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Inoue","raw_affiliation_strings":["Nara Institute of Science and Technology, Ikoma, Nara, Japan"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Ikoma, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110218098","display_name":"Kewal K. Saluja","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.K. Saluja","raw_affiliation_strings":["University of Wisconsin, Madison, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111955990","display_name":"Hideo Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Fujiwara","raw_affiliation_strings":["Nara Institute of Science and Technology, Ikoma, Nara, Japan"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Ikoma, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073587430"],"corresponding_institution_ids":["https://openalex.org/I41763900","https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":2.3203,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.88701105,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"5686","last_page":"5689"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8475910425186157},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6277093887329102},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.559295654296875},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5295689105987549},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4805877208709717},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.45368021726608276},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.445564866065979},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.424612820148468},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38463491201400757},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3229596018791199},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.11794865131378174},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11197710037231445},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10645613074302673}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8475910425186157},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6277093887329102},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.559295654296875},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5295689105987549},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4805877208709717},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.45368021726608276},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.445564866065979},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.424612820148468},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38463491201400757},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3229596018791199},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.11794865131378174},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11197710037231445},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10645613074302673},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1482541444","https://openalex.org/W1511398680","https://openalex.org/W1555915743","https://openalex.org/W1583304273","https://openalex.org/W1823755974","https://openalex.org/W2108485865","https://openalex.org/W2121835732","https://openalex.org/W2126042558","https://openalex.org/W2161210096","https://openalex.org/W2725179571","https://openalex.org/W4233176001","https://openalex.org/W6630589821"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2340957901","https://openalex.org/W1991935474"],"abstract_inverted_index":{"Although":[0],"nearly":[1],"all":[2],"modern":[3],"processors":[4,36],"use":[5],"a":[6,30,39,60,79,88,91,110,131,140],"pipelined":[7,35,65,137,143],"architecture,":[8],"no":[9],"method":[10,105,125],"has":[11],"yet":[12],"been":[13],"proposed":[14],"in":[15,109],"the":[16,22,51,64,97,100,148],"literature":[17],"to":[18,87,126,146],"model":[19,33,62],"these":[20],"for":[21,42,95,120],"purpose":[23],"of":[24,34,46,58,63,68,72,76,93,113,150],"test":[25,89],"generation.":[26],"The":[27],"paper":[28],"proposes":[29],"graph":[31,61],"theoretic":[32],"and":[37,74,115,139],"develops":[38],"systematic":[40],"approach":[41],"delay":[43],"fault":[44],"testing":[45,96],"such":[47],"processor":[48,52,138],"cores":[49],"using":[50,59,78],"instruction":[53],"set.":[54],"Our":[55],"methodology":[56],"consists":[57],"processor,":[66,145],"extraction":[67],"architectural":[69],"constraints,":[70],"classification":[71],"paths,":[73],"generation":[75],"tests":[77,83,101],"constrained":[80],"ATPG.":[81],"These":[82],"are":[84],"then":[85],"converted":[86],"program,":[90],"sequence":[92],"instructions,":[94],"processor.":[98],"Thus,":[99],"generated":[102],"by":[103],"our":[104,124,151],"can":[106,116],"be":[107,118],"applied":[108,123],"functional":[111],"mode":[112],"operation":[114],"also":[117],"used":[119],"self-test.":[121],"We":[122],"two":[127],"example":[128],"processors,":[129],"namely":[130],"16":[132],"bit":[133,142],"five":[134],"stage":[135],"VPRO":[136],"32":[141],"DLX":[144],"demonstrate":[147],"effectiveness":[149],"methodology.":[152]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}