{"id":"https://openalex.org/W2136637128","doi":"https://doi.org/10.1109/iscas.2005.1465921","title":"A Physically-Derived Large-Signal Nonquasi-Static Mosfetmodel for Computer Aided Device and Circuit Simulation Part-Iithe CMOS Nor Gate and the CMOS Nand Gate","display_name":"A Physically-Derived Large-Signal Nonquasi-Static Mosfetmodel for Computer Aided Device and Circuit Simulation Part-Iithe CMOS Nor Gate and the CMOS Nand Gate","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2136637128","doi":"https://doi.org/10.1109/iscas.2005.1465921","mag":"2136637128"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068337867","display_name":"M.W. Payton","orcid":null},"institutions":[{"id":"https://openalex.org/I17301866","display_name":"University of Alabama","ror":"https://ror.org/03xrrjk67","country_code":"US","type":"education","lineage":["https://openalex.org/I17301866"]},{"id":"https://openalex.org/I82495205","display_name":"University of Alabama in Huntsville","ror":"https://ror.org/02zsxwr40","country_code":"US","type":"education","lineage":["https://openalex.org/I82495205"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M.W. Payton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alabama Huntsville, Huntsville, AL, USA","[Dept. of Electr. & Comput. Eng., Alabama Univ., Huntsville, AL, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alabama Huntsville, Huntsville, AL, USA","institution_ids":["https://openalex.org/I82495205"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Alabama Univ., Huntsville, AL, USA]","institution_ids":["https://openalex.org/I17301866"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110062707","display_name":"Fat D. Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I82495205","display_name":"University of Alabama in Huntsville","ror":"https://ror.org/02zsxwr40","country_code":"US","type":"education","lineage":["https://openalex.org/I82495205"]},{"id":"https://openalex.org/I17301866","display_name":"University of Alabama","ror":"https://ror.org/03xrrjk67","country_code":"US","type":"education","lineage":["https://openalex.org/I17301866"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fat Duen Ho","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alabama Huntsville, Huntsville, AL, USA","[Dept. of Electr. & Comput. Eng., Alabama Univ., Huntsville, AL, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alabama Huntsville, Huntsville, AL, USA","institution_ids":["https://openalex.org/I82495205"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Alabama Univ., Huntsville, AL, USA]","institution_ids":["https://openalex.org/I17301866"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068337867"],"corresponding_institution_ids":["https://openalex.org/I17301866","https://openalex.org/I82495205"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19694217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":null,"first_page":"5657","last_page":"5661"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13126","display_name":"Scientific Research and Discoveries","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13126","display_name":"Scientific Research and Discoveries","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11044","display_name":"Particle Detector Development and Performance","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/3106","display_name":"Nuclear and High Energy Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13104","display_name":"Chemical and Physical Properties of Materials","score":0.9768000245094299,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.9266750812530518},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7636650800704956},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.7233567833900452},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7176061868667603},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.7096714973449707},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.6527690291404724},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6325665712356567},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.6166064739227295},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5738766193389893},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4940410256385803},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4639906883239746},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.448182612657547},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.445893794298172},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4337036609649658},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37899136543273926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3481602072715759},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.32790490984916687},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.27507343888282776},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.25815117359161377},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.15510457754135132},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.14028722047805786}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.9266750812530518},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7636650800704956},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.7233567833900452},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7176061868667603},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.7096714973449707},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.6527690291404724},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6325665712356567},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.6166064739227295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5738766193389893},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4940410256385803},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4639906883239746},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.448182612657547},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.445893794298172},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4337036609649658},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37899136543273926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3481602072715759},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.32790490984916687},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27507343888282776},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.25815117359161377},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.15510457754135132},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.14028722047805786}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1978445171","https://openalex.org/W2056204450","https://openalex.org/W2099700327","https://openalex.org/W2108575091","https://openalex.org/W2170120409","https://openalex.org/W2432517183","https://openalex.org/W2981264952"],"related_works":["https://openalex.org/W4361799621","https://openalex.org/W1017999001","https://openalex.org/W2565020286","https://openalex.org/W2355985656","https://openalex.org/W2136637128","https://openalex.org/W4295177619","https://openalex.org/W2376165157","https://openalex.org/W2075567978","https://openalex.org/W2024713617","https://openalex.org/W2153106046"],"abstract_inverted_index":{"The":[0,60,103,132],"primary":[1],"goal":[2],"of":[3,22,30,37,125,140,146],"this":[4,28],"work":[5],"is":[6,88,138],"to":[7,19,47,49,90],"develop":[8],"a":[9,83,122],"low-level":[10],"physics-based":[11],"nonquasi-static":[12],"MOSFET":[13],"model":[14,40,137],"that":[15,95,135],"can":[16],"be":[17],"extended":[18],"the":[20,35,43,51,65,71,74,78,111,143],"simulation":[21],"high-level":[23],"CMOS":[24,52],"logic":[25],"circuits.":[26],"In":[27,81],"part":[29],"our":[31,39,136],"papers":[32],"(part":[33],"II),":[34],"results":[36,104,133],"using":[38],"described":[41],"in":[42,64,70,101],"companion":[44,66],"paper":[45,67],"(submitted":[46],"ibid)":[48],"simulate":[50],"NOR":[53,75],"gate":[54,57,76],"and":[55,77,115,128,157],"NAND":[56,79],"are":[58,68],"presented.":[59],"numerical":[61],"methods":[62],"discussed":[63],"applied":[69],"simulations":[72],"for":[73,121,158],"gate.":[80],"addition,":[82],"bisection":[84],"root":[85],"finding":[86],"algorithm":[87],"used":[89],"calculate":[91],"any":[92],"junction":[93],"voltage":[94],"appears":[96],"between":[97],"two":[98],"devices":[99,147],"connected":[100],"series.":[102],"compared":[105],"well":[106],"with":[107,148],"those":[108],"obtained":[109],"from":[110],"SPICE":[112,116],"level":[113,117],"3":[114],"7":[118],"(BSIM":[119],"3.1)":[120],"wide":[123],"range":[124],"device":[126],"geometries":[127],"circuit":[129],"loading":[130],"conditions.":[131],"show":[134],"capable":[139],"accurately":[141],"simulating":[142],"transient":[144],"response":[145],"channel":[149],"lengths":[150],"as":[151,153],"small":[152],"0.33":[154],"/spl":[155],"mu/m":[156],"switching":[159],"frequencies":[160],"approaching":[161],"1":[162],"GHz.":[163]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}