{"id":"https://openalex.org/W2142363391","doi":"https://doi.org/10.1109/iscas.2005.1465920","title":"FPGA Technology Mapping Optimization by Rewiring Algorithms","display_name":"FPGA Technology Mapping Optimization by Rewiring Algorithms","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2142363391","doi":"https://doi.org/10.1109/iscas.2005.1465920","mag":"2142363391"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103530103","display_name":"Wai-Chung Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wai-Chung Tang","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Sha Tin, Hong Kong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Sha Tin, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009005008","display_name":"Wing-Hang Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wing-Hang Lo","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Sha Tin, Hong Kong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Sha Tin, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024289242","display_name":"Yu\u2010Liang Wu","orcid":"https://orcid.org/0000-0002-5181-056X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Yu-Liang Wu","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Sha Tin, Hong Kong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Sha Tin, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068327561","display_name":"Shih\u2010Chieh Chang","orcid":"https://orcid.org/0000-0002-5481-9877"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Chieh Chang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.264,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.61574122,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"5653","last_page":"5656"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7996959686279297},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7424718141555786},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6446741819381714},{"id":"https://openalex.org/keywords/simplicity","display_name":"Simplicity","score":0.5386161208152771},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4633517563343048},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.457746684551239},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.438112735748291},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32435286045074463},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29968252778053284}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7996959686279297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7424718141555786},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6446741819381714},{"id":"https://openalex.org/C2776372474","wikidata":"https://www.wikidata.org/wiki/Q508291","display_name":"Simplicity","level":2,"score":0.5386161208152771},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4633517563343048},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.457746684551239},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.438112735748291},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32435286045074463},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29968252778053284},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1489801608","https://openalex.org/W1597789336","https://openalex.org/W1783582684","https://openalex.org/W1978998136","https://openalex.org/W2098750649","https://openalex.org/W2105715355","https://openalex.org/W2124629169","https://openalex.org/W2131713326","https://openalex.org/W2133559461","https://openalex.org/W2138265054","https://openalex.org/W2140831103","https://openalex.org/W2143021572","https://openalex.org/W2162705435","https://openalex.org/W2168242454","https://openalex.org/W2170227286","https://openalex.org/W2171775842","https://openalex.org/W4232487136","https://openalex.org/W4234549046","https://openalex.org/W4234805082","https://openalex.org/W4237405987","https://openalex.org/W4251954744","https://openalex.org/W4251989506","https://openalex.org/W6635955792","https://openalex.org/W6680943654"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W2789349722","https://openalex.org/W4318684523","https://openalex.org/W1977171228","https://openalex.org/W2102927888","https://openalex.org/W4249951793","https://openalex.org/W2766377030","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Rewiring":[0],"algorithms":[1,29],"provide":[2],"a":[3,11,41,110],"new":[4],"style":[5],"of":[6,22,36,67,106],"logic":[7],"transformations":[8],"by":[9,69],"replacing":[10],"target":[12],"wire":[13,17,54],"with":[14,44,55,88],"its":[15,74],"alternative":[16,53],"while":[18],"maintaining":[19],"the":[20,23,34,59,65,80,98,107],"functionality":[21],"circuit.":[24],"In":[25],"this":[26],"paper,":[27],"these":[28],"are":[30],"used":[31,38,91],"to":[32,39,50,82,85,104],"minimize":[33],"number":[35,66],"LUTs":[37,68,108],"map":[40],"given":[42],"circuit":[43,81,111],"Flowmap.":[45],"The":[46],"proposed":[47,99],"approach":[48,100],"is":[49],"evaluate":[51],"each":[52],"Flowmap":[56,89],"and":[57,90],"choose":[58],"first":[60],"one":[61,83],"which":[62],"can":[63,77,101],"reduce":[64,102],"1":[70],"or":[71],"more.":[72],"Despite":[73],"simplicity,":[75],"it":[76],"efficiently":[78],"transform":[79],"suitable":[84],"be":[86],"mapped":[87],"in":[92,109],"FPGA.":[93],"Experimental":[94],"result":[95],"shows":[96],"that":[97],"up":[103],"17%":[105],"without":[112],"any":[113],"depth":[114],"increment.":[115]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}