{"id":"https://openalex.org/W2105789204","doi":"https://doi.org/10.1109/iscas.2005.1465919","title":"BDD Decomposition for Mixed CMOS/PTL Logic Circuit Synthesis","display_name":"BDD Decomposition for Mixed CMOS/PTL Logic Circuit Synthesis","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2105789204","doi":"https://doi.org/10.1109/iscas.2005.1465919","mag":"2105789204"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112046582","display_name":"Yen\u2010Tai Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]},{"id":"https://openalex.org/I4210158999","display_name":"National Cheng Kung University Hospital","ror":"https://ror.org/04zx3rq17","country_code":"TW","type":"healthcare","lineage":["https://openalex.org/I4210158999"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yen-Tai Lai","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University Hospital, Tainan County, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University Hospital, Tainan County, Taiwan","institution_ids":["https://openalex.org/I4210158999"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033495885","display_name":"Yung-Chuan Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158999","display_name":"National Cheng Kung University Hospital","ror":"https://ror.org/04zx3rq17","country_code":"TW","type":"healthcare","lineage":["https://openalex.org/I4210158999"]},{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Chuan Jiang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University Hospital, Tainan County, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University Hospital, Tainan County, Taiwan","institution_ids":["https://openalex.org/I4210158999"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111891838","display_name":"Hong-Ming Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158999","display_name":"National Cheng Kung University Hospital","ror":"https://ror.org/04zx3rq17","country_code":"TW","type":"healthcare","lineage":["https://openalex.org/I4210158999"]},{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hong-Ming Chu","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University Hospital, Tainan County, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University Hospital, Tainan County, Taiwan","institution_ids":["https://openalex.org/I4210158999"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112046582"],"corresponding_institution_ids":["https://openalex.org/I4210158999","https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.7027,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.71743276,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"5649","last_page":"5652"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8282291889190674},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.6106060743331909},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6011582612991333},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5995311737060547},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5812134742736816},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5789139270782471},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5728931427001953},{"id":"https://openalex.org/keywords/functional-decomposition","display_name":"Functional decomposition","score":0.5394030809402466},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5158035755157471},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.47545430064201355},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.45241472125053406},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4447571635246277},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.43043771386146545},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.4177168011665344},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3482593297958374},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.22389203310012817},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22155609726905823},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.22151082754135132},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19436976313591003},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1892414689064026},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07780778408050537}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8282291889190674},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.6106060743331909},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6011582612991333},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5995311737060547},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5812134742736816},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5789139270782471},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5728931427001953},{"id":"https://openalex.org/C12145135","wikidata":"https://www.wikidata.org/wiki/Q5215396","display_name":"Functional decomposition","level":2,"score":0.5394030809402466},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5158035755157471},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.47545430064201355},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.45241472125053406},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4447571635246277},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.43043771386146545},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.4177168011665344},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3482593297958374},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.22389203310012817},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22155609726905823},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.22151082754135132},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19436976313591003},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1892414689064026},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07780778408050537},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.41999998688697815,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1909917788","https://openalex.org/W1995135231","https://openalex.org/W2030029202","https://openalex.org/W2129183345","https://openalex.org/W2141849037","https://openalex.org/W2156028445","https://openalex.org/W3150081868"],"related_works":["https://openalex.org/W2152533674","https://openalex.org/W1485027372","https://openalex.org/W1900707063","https://openalex.org/W3157344380","https://openalex.org/W1594756605","https://openalex.org/W2111613775","https://openalex.org/W2178512053","https://openalex.org/W1593138522","https://openalex.org/W2155174752","https://openalex.org/W2108907112"],"abstract_inverted_index":{"Logic":[0],"synthesis":[1,50,69],"plays":[2],"a":[3,16,26,30,45],"major":[4],"role":[5],"in":[6,44],"design":[7],"automation.":[8],"A":[9],"logic":[10,39,42,74],"function":[11,75],"can":[12,34],"be":[13,35],"represented":[14],"by":[15,37],"binary":[17],"decision":[18],"diagram":[19],"(BDD).":[20],"In":[21],"this":[22],"paper,":[23],"we":[24,71],"propose":[25],"technique":[27],"to":[28,76,84],"construct":[29],"BDD":[31],"whose":[32],"nodes":[33],"implemented":[36],"CMOS":[38,56,63,87,117],"and":[40,62,81,86,97,111],"pass-transistor":[41],"(PTL)":[43],"cell":[46,54,57,60,91],"library.":[47],"The":[48,90,101],"conventional":[49,116],"flow":[51],"needs":[52],"three":[53],"libraries:":[55],"library,":[58,61],"PTL":[59,85],"remapping":[64],"pattern.":[65],"To":[66],"simplify":[67],"the":[68,73],"flow,":[70],"decompose":[72],"two":[77],"kinds":[78],"of":[79],"functions":[80],"map":[82],"them":[83],"cells,":[88],"respectively.":[89],"library":[92],"contains":[93],"high":[94],"speed":[95],"cells":[96],"low":[98],"power":[99],"cells.":[100],"experimental":[102],"results":[103],"show":[104],"that":[105],"our":[106],"approach":[107],"has":[108],"better":[109],"performance":[110],"uses":[112],"less":[113],"area":[114],"than":[115],"technology":[118],"mappings.":[119]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}