{"id":"https://openalex.org/W2151271790","doi":"https://doi.org/10.1109/iscas.2005.1465912","title":"Model-Compiler based Efficient Statistical Circuit Analysis: An Industry Case Study of a 4GHz/6-bit ADC/DAC/DEMUX ASIC","display_name":"Model-Compiler based Efficient Statistical Circuit Analysis: An Industry Case Study of a 4GHz/6-bit ADC/DAC/DEMUX ASIC","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2151271790","doi":"https://doi.org/10.1109/iscas.2005.1465912","mag":"2151271790"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012538142","display_name":"Bo Hu","orcid":"https://orcid.org/0000-0002-5256-505X"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bo Hu","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007059530","display_name":"Li Zhao","orcid":"https://orcid.org/0000-0003-3850-4610"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhao Li","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033208887","display_name":"Lili Zhou","orcid":"https://orcid.org/0000-0001-8551-100X"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"lili Zhou","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":null,"display_name":"C.-J.R. Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.-J.R. Shi","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046877168","display_name":"Kwang\u2010Hyun Baek","orcid":"https://orcid.org/0000-0002-0046-3211"},"institutions":[{"id":"https://openalex.org/I57053284","display_name":"Rockwell Automation (United States)","ror":"https://ror.org/01sx1pm50","country_code":"US","type":"company","lineage":["https://openalex.org/I57053284"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kwang-Hyun Baek","raw_affiliation_strings":["Rockwell Scientific Company Limited Liability Company, Thousand Oaks, CA, USA"],"affiliations":[{"raw_affiliation_string":"Rockwell Scientific Company Limited Liability Company, Thousand Oaks, CA, USA","institution_ids":["https://openalex.org/I57053284"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111430437","display_name":"Myung-Jun Choe","orcid":null},"institutions":[{"id":"https://openalex.org/I57053284","display_name":"Rockwell Automation (United States)","ror":"https://ror.org/01sx1pm50","country_code":"US","type":"company","lineage":["https://openalex.org/I57053284"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Myung-Jun Choe","raw_affiliation_strings":["Rockwell Scientific Company Limited Liability Company, Thousand Oaks, CA, USA"],"affiliations":[{"raw_affiliation_string":"Rockwell Scientific Company Limited Liability Company, Thousand Oaks, CA, USA","institution_ids":["https://openalex.org/I57053284"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5012538142"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.20794085,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"5621","last_page":"5624"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7496650218963623},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.653044581413269},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6311508417129517},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5306652188301086},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.5178270936012268},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.48225218057632446},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.4682976305484772},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4577118754386902},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4521961808204651},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41523805260658264},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.37631016969680786},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30690932273864746},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21603494882583618},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.17930129170417786},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1726963222026825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15158945322036743},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0718069076538086}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7496650218963623},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.653044581413269},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6311508417129517},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5306652188301086},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.5178270936012268},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.48225218057632446},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.4682976305484772},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4577118754386902},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4521961808204651},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41523805260658264},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.37631016969680786},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30690932273864746},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21603494882583618},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.17930129170417786},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1726963222026825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15158945322036743},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0718069076538086},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W203600336","https://openalex.org/W1572287951","https://openalex.org/W1594101521","https://openalex.org/W1998284495","https://openalex.org/W2097814282","https://openalex.org/W2117648153","https://openalex.org/W2129149437","https://openalex.org/W2142698152","https://openalex.org/W2143901474","https://openalex.org/W4247815215","https://openalex.org/W6679104780"],"related_works":["https://openalex.org/W2185349977","https://openalex.org/W2132772730","https://openalex.org/W2119670668","https://openalex.org/W1974504570","https://openalex.org/W2137147970","https://openalex.org/W3138123758","https://openalex.org/W1972185800","https://openalex.org/W2199730019","https://openalex.org/W3022879621","https://openalex.org/W2032395212"],"abstract_inverted_index":{"A":[0],"new,":[1],"efficient,":[2],"and":[3,52,56,107,118],"reliable":[4],"approach":[5,22,166],"to":[6,38,48,57,90,158,171,184],"speeding":[7],"up":[8],"large-scale":[9],"mixed":[10],"signal":[11],"circuit":[12,64,100,130,137],"simulation":[13,138,152,162],"is":[14,37,88,139,154],"proposed":[15],"for":[16,79],"full-chip":[17,135],"electrical":[18,81],"statistical":[19,80],"analysis.":[20],"This":[21,165],"has":[23,167],"been":[24,168],"verified":[25],"with":[26,120],"an":[27,190],"industry":[28],"4":[29],"GHz/6-bit":[30],"ADC/DAC/DEMUX":[31,177],"ASIC":[32,178],"design.":[33],"The":[34],"key":[35],"idea":[36],"retain":[39],"at":[40,110,123,146],"the":[41,59,63,103,111,124,147,151,176],"transistor":[42,125,148],"level":[43,113,126],"those":[44],"devices":[45],"that":[46,145,159],"need":[47],"be":[49,115],"modelled":[50],"statistically":[51],"their":[53],"surrounding":[54],"circuitry":[55],"replace":[58],"other":[60],"parts":[61],"of":[62,70,141,160,175],"by":[65,127,180],"analog":[66,92,108,121],"behavioral":[67,93,112],"models.":[68],"Instead":[69],"using":[71],"unproven":[72],"VHDL-AMS":[73],"or":[74],"Verilog-A":[75],"simulators":[76],"not":[77],"optimized":[78],"analysis,":[82],"a":[83,97,128],"state-of-the-art":[84],"model":[85,104],"compiler,":[86,105],"MCAST,":[87],"used":[89],"compile":[91],"models":[94],"automatically":[95],"into":[96],"designer's":[98],"preferred":[99],"simulator.":[101,131],"With":[102],"digital":[106],"circuits":[109,122],"can":[114],"simulated":[116],"efficiently":[117],"seamlessly":[119],"SPICE-like":[129],"In":[132],"this":[133],"way,":[134],"mixed-signal":[136],"orders":[140],"magnitude":[142],"faster":[143],"than":[144],"level.":[149],"Further,":[150],"accuracy":[153],"kept":[155],"as":[156,163],"close":[157],"transistor-level":[161],"possible.":[164],"applied":[169],"successfully":[170],"dynamic":[172],"nonlinearity":[173],"analysis":[174],"caused":[179],"device":[181],"mismatching":[182],"due":[183],"process":[185],"variations,":[186],"which":[187],"was":[188],"previously":[189],"extremely":[191],"time":[192],"consuming":[193],"task.":[194]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}