{"id":"https://openalex.org/W2152756284","doi":"https://doi.org/10.1109/iscas.2005.1465909","title":"Behavioral Modeling, Simulation and High-Level Synthesis of Pipeline A/D Converters","display_name":"Behavioral Modeling, Simulation and High-Level Synthesis of Pipeline A/D Converters","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2152756284","doi":"https://doi.org/10.1109/iscas.2005.1465909","mag":"2152756284"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10261/3821","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090947605","display_name":"Jes\u00fas Ruiz\u2010Amaya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Ruiz-Amaya","raw_affiliation_strings":["Edificio CICA-CNM, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Edificio CICA-CNM, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042960119","display_name":"Jos\u00e9 M. de la Rosa","orcid":"https://orcid.org/0000-0003-2848-9226"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.M. de la Rosa","raw_affiliation_strings":["Edificio CICA-CNM, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Edificio CICA-CNM, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048495527","display_name":"Manuel Delgado\u2010Restituto","orcid":"https://orcid.org/0000-0002-7707-0897"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Delgado-Restituto","raw_affiliation_strings":["Edificio CICA-CNM, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Edificio CICA-CNM, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029359976","display_name":"\u00c1. Rodr\u00edguez\u2010V\u00e1zquez","orcid":"https://orcid.org/0000-0002-1006-5241"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Rodriguez-Vazquez","raw_affiliation_strings":["Edificio CICA-CNM, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Edificio CICA-CNM, Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210104545"],"apc_list":null,"apc_paid":null,"fwci":0.5889,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.72283304,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"5609","last_page":"5612"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/toolbox","display_name":"Toolbox","score":0.6973225474357605},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6795505285263062},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6356263160705566},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.6172327995300293},{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.5773326754570007},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.5489455461502075},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5480282306671143},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5319783091545105},{"id":"https://openalex.org/keywords/interoperability","display_name":"Interoperability","score":0.4685400724411011},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4675998091697693},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46327778697013855},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45142143964767456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35412830114364624},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34506022930145264},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2037181854248047},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17270752787590027},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.12560954689979553}],"concepts":[{"id":"https://openalex.org/C2777655017","wikidata":"https://www.wikidata.org/wiki/Q1501161","display_name":"Toolbox","level":2,"score":0.6973225474357605},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6795505285263062},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6356263160705566},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.6172327995300293},{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.5773326754570007},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.5489455461502075},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5480282306671143},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5319783091545105},{"id":"https://openalex.org/C20136886","wikidata":"https://www.wikidata.org/wiki/Q749647","display_name":"Interoperability","level":2,"score":0.4685400724411011},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4675998091697693},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46327778697013855},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45142143964767456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35412830114364624},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34506022930145264},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2037181854248047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17270752787590027},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12560954689979553},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2005.1465909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.csic.es:10261/3821","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/3821","pdf_url":null,"source":{"id":"https://openalex.org/S4306401639","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Art\u00edculo"},{"id":"pmh:oai:idus.us.es:11441/88798","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/88798","pdf_url":null,"source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:digital.csic.es:10261/3821","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/3821","pdf_url":null,"source":{"id":"https://openalex.org/S4306401639","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Art\u00edculo"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1496153961","https://openalex.org/W1540425631","https://openalex.org/W1570940819","https://openalex.org/W1601047095","https://openalex.org/W1944895280","https://openalex.org/W2033774726","https://openalex.org/W2035146708","https://openalex.org/W2071761885","https://openalex.org/W2089863118","https://openalex.org/W2101157386","https://openalex.org/W2126149037","https://openalex.org/W2141776905","https://openalex.org/W2149920416","https://openalex.org/W2166223776","https://openalex.org/W4214709312","https://openalex.org/W4231258598"],"related_works":["https://openalex.org/W2361454123","https://openalex.org/W2385247776","https://openalex.org/W2127916158","https://openalex.org/W2100196563","https://openalex.org/W1553497204","https://openalex.org/W4205140848","https://openalex.org/W2106546050","https://openalex.org/W2382142327","https://openalex.org/W2977359002","https://openalex.org/W2598933208"],"abstract_inverted_index":{"The":[0],"paper":[1],"presents":[2],"a":[3,74,88,107],"MATLAB/sup":[4],"/spl":[5,20,94],"reg//":[6,21],"toolbox":[7,73],"for":[8,78,106],"the":[9,28,71,79,114,117],"time-domain":[10],"simulation":[11],"and":[12,56],"high-level":[13,80],"sizing":[14],"of":[15,31,58,82,116],"pipeline":[16],"analog-to-digital":[17],"converters.":[18],"SIMULINK/sup":[19],"C-coded":[22],"S-functions":[23],"are":[24],"used":[25],"to":[26,112],"describe":[27],"behavioral":[29],"models":[30],"all":[32],"building":[33],"blocks,":[34],"including":[35],"their":[36,63],"main":[37],"circuit":[38],"errors.":[39],"This":[40],"approach":[41],"significantly":[42],"speeds":[43],"up":[44],"system-level":[45],"simulations":[46],"while":[47],"keeping":[48],"high":[49],"accuracy":[50],"-":[51,55],"verified":[52],"with":[53,66],"HSPICE":[54],"interoperability":[57],"different":[59],"subcircuit":[60],"models.":[61],"Moreover,":[62],"combined":[64],"use":[65],"an":[67,91],"efficient":[68],"optimizer":[69],"makes":[70],"proposed":[72],"valuable":[75],"CAD":[76],"tool":[77],"design":[81],"broadband":[83],"communication":[84],"analog":[85],"front-ends.":[86],"As":[87],"case":[89],"study,":[90],"embedded":[92],"0.13":[93],"mu/m":[95],"CMOS":[96],"12":[97],"bit":[98],"resolution":[99],"at":[100],"80":[101],"MS/s":[102],"(Msamples/second)":[103],"A/D":[104],"interface":[105],"PLC":[108],"chipset":[109],"is":[110],"designed":[111],"show":[113],"capabilities":[115],"presented":[118],"tool.":[119]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}