{"id":"https://openalex.org/W2123031169","doi":"https://doi.org/10.1109/iscas.2005.1465902","title":"Time-Interleaved Multirate Sigma-Delta Modulators","display_name":"Time-Interleaved Multirate Sigma-Delta Modulators","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2123031169","doi":"https://doi.org/10.1109/iscas.2005.1465902","mag":"2123031169"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465902","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048650738","display_name":"F. Colodro","orcid":"https://orcid.org/0000-0001-6108-6117"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"F. Colodro","raw_affiliation_strings":["Departmento de Ingenier\u00eda Electr\u00f3nica, University of Sevilla, Seville, Spain","Dpto. de Ingenieria Electronica, Univ. de Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Departmento de Ingenier\u00eda Electr\u00f3nica, University of Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. de Ingenieria Electronica, Univ. de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078762976","display_name":"A. Torralba","orcid":"https://orcid.org/0000-0001-6887-6146"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Torralba","raw_affiliation_strings":["Departmento de Ingenier\u00eda Electr\u00f3nica, University of Sevilla, Seville, Spain","Dpto. de Ingenieria Electronica, Univ. de Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Departmento de Ingenier\u00eda Electr\u00f3nica, University of Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. de Ingenieria Electronica, Univ. de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066801328","display_name":"Marta Laguna","orcid":"https://orcid.org/0000-0003-4461-0129"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Laguna","raw_affiliation_strings":["Departmento de Ingenier\u00eda Electr\u00f3nica, University of Sevilla, Seville, Spain","Dpto. de Ingenieria Electronica, Univ. de Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Departmento de Ingenier\u00eda Electr\u00f3nica, University of Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. de Ingenieria Electronica, Univ. de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048650738"],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.582,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.71383174,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"5581","last_page":"5584"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.8799168467521667},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.6823564767837524},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6041886806488037},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5630361437797546},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48702746629714966},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48330140113830566},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.35466137528419495},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.205251544713974},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20013034343719482},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.13918253779411316},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09486797451972961}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.8799168467521667},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.6823564767837524},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6041886806488037},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5630361437797546},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48702746629714966},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48330140113830566},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.35466137528419495},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.205251544713974},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20013034343719482},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.13918253779411316},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09486797451972961},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465902","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W118952169","https://openalex.org/W148890539","https://openalex.org/W1490426170","https://openalex.org/W1508447989","https://openalex.org/W1513032017","https://openalex.org/W1521205898","https://openalex.org/W1531446014","https://openalex.org/W1725341936","https://openalex.org/W1960305169","https://openalex.org/W2057311447","https://openalex.org/W2079913663","https://openalex.org/W2099559275","https://openalex.org/W2110794228","https://openalex.org/W2113662531","https://openalex.org/W2118068838","https://openalex.org/W2146608896","https://openalex.org/W2151275222","https://openalex.org/W2154680429","https://openalex.org/W2157049251","https://openalex.org/W2160579191","https://openalex.org/W2163448990","https://openalex.org/W2167265353","https://openalex.org/W2169349592"],"related_works":["https://openalex.org/W1976391040","https://openalex.org/W2157118673","https://openalex.org/W2913428688","https://openalex.org/W3097708393","https://openalex.org/W2016777110","https://openalex.org/W1624221390","https://openalex.org/W574432569","https://openalex.org/W1482165582","https://openalex.org/W2070707130","https://openalex.org/W2109547927"],"abstract_inverted_index":{"A":[0],"new":[1,40,71],"strategy":[2],"for":[3],"the":[4,19,29,32,35,39,46,62,67,82,88,93,109,113,123,134,138,154,164],"implementation":[5],"of":[6,31,125],"multirate":[7,17],"sigma-delta":[8],"modulators":[9],"(SDM)":[10],"is":[11,22,49,127,141,147,156,166],"proposed":[12,110,135],"in":[13,34,56,96,108,133,158],"this":[14],"paper.":[15],"In":[16,38],"SDM,":[18,99],"first":[20,68,139],"integrator":[21,43,140],"clocked":[23,44,60,142],"at":[24,45,61,81,122,143],"a":[25,130,150],"rate":[26,48,65,145],"lower":[27],"than":[28],"rest":[30],"integrators":[33,54,79],"forward":[36],"path.":[37],"architecture,":[41],"each":[42],"high":[47],"replaced":[50,128],"by":[51,129],"two":[52],"parallel":[53],"operating":[55],"interleaving":[57],"mode":[58],"and":[59,116,119,146,161],"same":[63,83],"low":[64,84,144],"as":[66,149],"one.":[69],"The":[70],"architecture":[72,165],"has":[73],"several":[74],"nice":[75],"features.":[76],"Firstly,":[77],"all":[78],"operate":[80],"rate,":[85],"which":[86,100],"simplifies":[87],"clock":[89],"generation":[90],"circuit.":[91],"Secondly,":[92],"delayed":[94],"cross-paths":[95],"time-interleaved":[97],"(TI)":[98],"are":[101,105],"difficult":[102],"to":[103,169],"implement,":[104],"not":[106],"present":[107],"architecture.":[111],"Thirdly,":[112],"high-rate":[114],"sample":[115],"hold":[117],"(S":[118],"H)":[120],"circuit":[121],"input":[124],"TI-SDM":[126],"low-rate":[131],"one":[132],"modulator.":[136],"Finally,":[137],"implemented":[148],"single-path":[151],"module.":[152],"Accordingly,":[153],"modulator":[155],"simplified":[157],"silicon":[159],"area":[160],"complexity.":[162],"Furthermore,":[163],"very":[167],"robust":[168],"mismatch":[170],"between":[171],"paths.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}