{"id":"https://openalex.org/W2109308073","doi":"https://doi.org/10.1109/iscas.2005.1465848","title":"A Low-Power Switched-Current CDMA Matched Filter Employing MOS-Linear Matching Cell and Output A/D Converter","display_name":"A Low-Power Switched-Current CDMA Matched Filter Employing MOS-Linear Matching Cell and Output A/D Converter","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2109308073","doi":"https://doi.org/10.1109/iscas.2005.1465848","mag":"2109308073"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465848","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465848","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034756641","display_name":"Tomoya Nakayama","orcid":"https://orcid.org/0000-0003-4175-3167"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"T. Nakayama","raw_affiliation_strings":["Department of Frontier Informatics, The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Frontier Informatics, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048624196","display_name":"Toshihiko Yamasaki","orcid":"https://orcid.org/0000-0002-1784-2314"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Yamasaki","raw_affiliation_strings":["Department of Frontier Informatics, The University of Tokyo, Tokyo, Japan","Tokyo Daigaku, Bunkyo-ku, Tokyo, JP"],"affiliations":[{"raw_affiliation_string":"Department of Frontier Informatics, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108280218","display_name":"T. Shibata","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Shibata","raw_affiliation_strings":["Dept. of Frontier Informatics, Univ. of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Frontier Informatics, Univ. of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034756641"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":1.1641,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.79053108,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5365","last_page":"5368"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.545405387878418},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5359690189361572},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.522326648235321},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.5177083015441895},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.44805335998535156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4345264434814453},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.4196723401546478},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39675500988960266},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.280498743057251},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22799569368362427},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.10314437747001648}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.545405387878418},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5359690189361572},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.522326648235321},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.5177083015441895},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.44805335998535156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4345264434814453},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.4196723401546478},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39675500988960266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.280498743057251},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22799569368362427},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.10314437747001648},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465848","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465848","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W58442093","https://openalex.org/W1523145049","https://openalex.org/W1994796739","https://openalex.org/W2114648371","https://openalex.org/W2134676752","https://openalex.org/W2165166242","https://openalex.org/W2342732878","https://openalex.org/W6677356580","https://openalex.org/W6983264941"],"related_works":["https://openalex.org/W2136647108","https://openalex.org/W2350029007","https://openalex.org/W1965180958","https://openalex.org/W1973428399","https://openalex.org/W2182594080","https://openalex.org/W2484987020","https://openalex.org/W2152662857","https://openalex.org/W2017757432","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"A":[0,30],"low-power":[1,31],"switched-current":[2],"CDMA":[3],"matched":[4],"filter":[5],"has":[6,13,34,78],"been":[7,14,36,79],"developed.":[8],"The":[9,47],"front-end":[10],"V/I":[11],"converter":[12,33],"eliminated":[15],"by":[16],"merging":[17],"the":[18,25,67],"function":[19],"into":[20],"each":[21],"matching":[22],"cell":[23],"utilizing":[24],"MOS":[26],"linear":[27],"I-V":[28],"characteristics.":[29],"A/D":[32,68],"also":[35],"developed":[37],"to":[38,43],"establish":[39],"a":[40,53,59],"smooth":[41],"interfacing":[42],"digital":[44],"back-end":[45],"processing.":[46],"prototype":[48],"chip":[49],"was":[50],"fabricated":[51],"in":[52],"0.35-/spl":[54],"mu/m":[55],"CMOS":[56],"technology,":[57],"and":[58],"low":[60],"power":[61,76],"operation":[62],"of":[63],"1.65":[64],"mW,":[65],"including":[66],"converter,":[69],"at":[70],"11":[71],"Mchip/s":[72],"with":[73],"2":[74],"V":[75],"supply":[77],"demonstrated.":[80]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}