{"id":"https://openalex.org/W1561802659","doi":"https://doi.org/10.1109/iscas.2005.1465836","title":"A 80 \u03bc W/frame 104x128 CMOS imager front end for JPEG Compression","display_name":"A 80 \u03bc W/frame 104x128 CMOS imager front end for JPEG Compression","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W1561802659","doi":"https://doi.org/10.1109/iscas.2005.1465836","mag":"1561802659"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063095825","display_name":"Abhishek Bandyopadhyay","orcid":"https://orcid.org/0000-0001-7062-4343"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Bandyopadhyay","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100331815","display_name":"Jungwon Lee","orcid":"https://orcid.org/0000-0001-8922-063X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jungwon Lee","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Computer Eng., Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Computer Eng., Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034204308","display_name":"Ryan Robucci","orcid":"https://orcid.org/0000-0002-3638-1736"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Robucci","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105781337","display_name":"P. Hasler","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Hasler","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.8149,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.95942404,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"5318","last_page":"5321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10540","display_name":"Advanced Fluorescence Microscopy Techniques","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/1304","display_name":"Biophysics"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6904102563858032},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5953611135482788},{"id":"https://openalex.org/keywords/jpeg","display_name":"JPEG","score":0.5952184200286865},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.589870274066925},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.5896139144897461},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5348371863365173},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5214811563491821},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5040656328201294},{"id":"https://openalex.org/keywords/transform-coding","display_name":"Transform coding","score":0.4807541072368622},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.47563910484313965},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.4410635232925415},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4348859488964081},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.4120539128780365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4085412919521332},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.23643049597740173},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22893688082695007},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20137697458267212},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.1577693223953247},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09997257590293884},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08863693475723267}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6904102563858032},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5953611135482788},{"id":"https://openalex.org/C198751489","wikidata":"https://www.wikidata.org/wiki/Q2195","display_name":"JPEG","level":3,"score":0.5952184200286865},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.589870274066925},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.5896139144897461},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5348371863365173},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5214811563491821},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5040656328201294},{"id":"https://openalex.org/C169805256","wikidata":"https://www.wikidata.org/wiki/Q1361381","display_name":"Transform coding","level":4,"score":0.4807541072368622},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.47563910484313965},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.4410635232925415},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4348859488964081},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.4120539128780365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4085412919521332},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.23643049597740173},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22893688082695007},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20137697458267212},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.1577693223953247},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09997257590293884},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08863693475723267},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2049905908","https://openalex.org/W2081396243","https://openalex.org/W2116897613","https://openalex.org/W2117397477","https://openalex.org/W2137187858","https://openalex.org/W2158826080","https://openalex.org/W2163930959","https://openalex.org/W6677957049"],"related_works":["https://openalex.org/W1597187555","https://openalex.org/W2614249221","https://openalex.org/W2997133669","https://openalex.org/W2108294500","https://openalex.org/W1975188435","https://openalex.org/W2158017498","https://openalex.org/W2094583657","https://openalex.org/W1594300462","https://openalex.org/W1606460848","https://openalex.org/W1830945637"],"abstract_inverted_index":{"We":[0,48],"present":[1],"a":[2,14,53],"programmable":[3],"80":[4],"/spl":[5],"mu/W/frame":[6],"(3.3":[7],"V":[8],"supply)":[9],"single-chip":[10],"architecture":[11],"that":[12],"combines":[13],"CMOS":[15],"imager":[16,64],"and":[17,40,58],"an":[18],"analog":[19],"image":[20],"processor":[21],"capable":[22],"of":[23,62],"computing":[24],"separable":[25],"block":[26],"matrix":[27,46],"transforms":[28],"(DCT,":[29],"Haar,":[30],"etc).":[31],"Floating-gate":[32],"technology":[33],"is":[34],"used":[35],"for":[36,42,55],"on-chip":[37],"kernel":[38],"storage":[39],"also":[41],"performing":[43],"low-power":[44],"current-mode":[45],"multiplications.":[47],"demonstrate":[49],"this":[50,63],"IC":[51],"as":[52],"front-end":[54],"JPEG":[56],"compression":[57],"compare":[59],"the":[60],"performance":[61],"to":[65],"fully":[66],"digital":[67],"approaches.":[68]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}