{"id":"https://openalex.org/W2166211139","doi":"https://doi.org/10.1109/iscas.2005.1465826","title":"A Low-Power Scan-Path Architecture","display_name":"A Low-Power Scan-Path Architecture","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2166211139","doi":"https://doi.org/10.1109/iscas.2005.1465826","mag":"2166211139"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111605140","display_name":"Safar Hatami","orcid":"https://orcid.org/0000-0002-3580-5752"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S. Hatami","raw_affiliation_strings":["Low-Power High-Performance Nanosystems Laboratory, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017271025","display_name":"Mohammad Alisafaee","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Alisafaee","raw_affiliation_strings":["Computer Aided Design Laboratory ECE Department, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Aided Design Laboratory ECE Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012159659","display_name":"Ehsan Atoofian","orcid":"https://orcid.org/0000-0002-1662-5334"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"E. Atoofian","raw_affiliation_strings":["Computer Aided Design Laboratory ECE Department, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Aided Design Laboratory ECE Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Z. Navabi","raw_affiliation_strings":["Computer Aided Design Laboratory ECE Department, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Aided Design Laboratory ECE Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Afzali-Kusha","raw_affiliation_strings":["Low-Power High-Performance Nanosystems Laboratory, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5278","last_page":"5281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6249055862426758},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6015681624412537},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5896099805831909},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5605937838554382},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.502683162689209},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.49686387181282043},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.46268168091773987},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.46015316247940063},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.45693105459213257},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4386792778968811},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4156866669654846},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3783227205276489},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.37108922004699707},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33464232087135315},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.32200920581817627},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2543714642524719},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2129441797733307},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20329618453979492},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1773480474948883},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10709857940673828}],"concepts":[{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6249055862426758},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6015681624412537},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5896099805831909},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5605937838554382},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.502683162689209},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.49686387181282043},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.46268168091773987},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.46015316247940063},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.45693105459213257},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4386792778968811},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4156866669654846},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3783227205276489},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.37108922004699707},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33464232087135315},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.32200920581817627},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2543714642524719},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2129441797733307},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20329618453979492},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1773480474948883},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10709857940673828},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1525885020","https://openalex.org/W1924975623","https://openalex.org/W1968188056","https://openalex.org/W2079170559","https://openalex.org/W2114980975","https://openalex.org/W2126962168","https://openalex.org/W2132881562","https://openalex.org/W2137511473","https://openalex.org/W2138654786","https://openalex.org/W2139356796","https://openalex.org/W2148244401","https://openalex.org/W2165171812","https://openalex.org/W2166054244","https://openalex.org/W3014113159","https://openalex.org/W4235219186","https://openalex.org/W6640167885"],"related_works":["https://openalex.org/W2789883751","https://openalex.org/W2147986372","https://openalex.org/W1979305473","https://openalex.org/W2274367941","https://openalex.org/W2075356617","https://openalex.org/W2074302528","https://openalex.org/W2092894550","https://openalex.org/W2019719714","https://openalex.org/W2143881398","https://openalex.org/W2160753176"],"abstract_inverted_index":{"In":[0,18,113],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,70,97,107,125],"scan":[6,57,119,145],"cell":[7],"architecture":[8,147,171],"that":[9,69],"decreases":[10],"power":[11,165,188],"consumption":[12,189],"and":[13,37,90],"the":[14,19,27,49,55,60,76,79,82,99,104,115,130,138,141,143,153,157,167,186,193],"total":[15],"consumed":[16],"energy.":[17],"method,":[20],"which":[21,43,84],"is":[22,32,44,51,73,101],"based":[23],"on":[24],"data":[25],"compression,":[26],"test":[28,133,168,187],"vector":[29],"(TV)":[30],"set":[31],"divided":[33],"into":[34,152],"two":[35],"repeated":[36,41,87],"unrepeated":[38],"partitions.":[39],"The":[40],"part,":[42],"common":[45],"among":[46],"some":[47,118],"of":[48,81,110,117,140,150,159],"TVs,":[50],"not":[52,86],"changed":[53],"during":[54,132,166],"new":[56,61,71],"path":[58],"where":[59],"TV":[62,72,100],"will":[63],"be":[64],"filled.":[65],"Therefore,":[66],"every":[67],"time":[68,158],"applied":[74,102,174],"to":[75,103,124,175,182,192],"circuit,":[77],"only":[78],"cells":[80,92,120],"scan-path":[83,131,195],"are":[85,88],"altered":[89],"other":[91],"retain":[93],"their":[94],"values.":[95],"As":[96],"result,":[98],"CUT":[105],"in":[106,129,185],"fewer":[108],"number":[109],"clock":[111],"cycles.":[112],"addition,":[114],"values":[116],"remain":[121],"unchanged":[122],"leading":[123],"lower":[126],"switching":[127],"activity":[128],"mode.":[134,169],"Besides,":[135],"by":[136],"latching":[137],"inputs":[139,155],"CUT,":[142],"proposed":[144],"chain":[146],"avoids":[148],"transitioning":[149],"TVs":[151],"circuit":[154],"at":[156],"shifting.":[160],"This":[161],"also":[162],"saves":[163],"system":[164],"Our":[170],"has":[172],"been":[173],"ISCAS89":[176],"circuits.":[177],"Simulation":[178],"results":[179],"reveal":[180],"up":[181],"66%":[183],"reduction":[184],"when":[190],"compared":[191],"conventional":[194],"architecture.":[196]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}