{"id":"https://openalex.org/W2129219174","doi":"https://doi.org/10.1109/iscas.2005.1465823","title":"Circuit-level power efficiency investigation of advanced DSP architectures based on a specialized power modeling technique.","display_name":"Circuit-level power efficiency investigation of advanced DSP architectures based on a specialized power modeling technique.","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2129219174","doi":"https://doi.org/10.1109/iscas.2005.1465823","mag":"2129219174"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465823","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"M. Olivieri","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy","[Dept. of Electron. Eng., La Sapienza Univ., Rome, Italy]"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"[Dept. of Electron. Eng., La Sapienza Univ., Rome, Italy]","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089931862","display_name":"Mirko Scarana","orcid":null},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Scarana","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy","[Dept. of Electron. Eng., La Sapienza Univ., Rome, Italy]"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"[Dept. of Electron. Eng., La Sapienza Univ., Rome, Italy]","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048061290","display_name":"Simone Smorfa","orcid":null},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Smorfa","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy","[Dept. of Electron. Eng., La Sapienza Univ., Rome, Italy]"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"[Dept. of Electron. Eng., La Sapienza Univ., Rome, Italy]","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067054447"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.3557,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67041764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5266","last_page":"5269"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.8213062882423401},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6624557971954346},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5919584631919861},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5662033557891846},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5465254187583923},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5325034856796265},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.45221319794654846},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4460158348083496},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3602960407733917},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35911279916763306},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3089015483856201},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19383537769317627}],"concepts":[{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.8213062882423401},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6624557971954346},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5919584631919861},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5662033557891846},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5465254187583923},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5325034856796265},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.45221319794654846},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4460158348083496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3602960407733917},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35911279916763306},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3089015483856201},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19383537769317627},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1465823","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/471803","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?eid=2-s2.0-67649101556&partnerID=65&md5=de96ac347a62161324a45611dc98680d","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W760480","https://openalex.org/W142970848","https://openalex.org/W1506687165","https://openalex.org/W1633471522","https://openalex.org/W1939650344","https://openalex.org/W1990620171","https://openalex.org/W2069317330","https://openalex.org/W2120149280","https://openalex.org/W2155524644","https://openalex.org/W2166243422","https://openalex.org/W2167614890","https://openalex.org/W3150369615","https://openalex.org/W4301867256","https://openalex.org/W6600033334","https://openalex.org/W6640623931","https://openalex.org/W6684171037","https://openalex.org/W6845588712"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W197862639","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2109284253","https://openalex.org/W2039966832"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"an":[3],"analysis":[4],"of":[5,30],"power":[6,23,33],"efficiency":[7],"in":[8,83],"microprocessor":[9],"architectures":[10],"targeting":[11],"wide-range":[12],"digital":[13],"signal":[14],"processing":[15],"(DSP)":[16],"applications.":[17,85],"We":[18,56],"defined":[19],"a":[20,68],"circuit":[21],"level":[22],"estimation":[24],"technique":[25],"based":[26],"on":[27],"the":[28,58,73,79],"integration":[29],"traditional":[31],"analytical":[32],"models":[34],"so":[35],"as":[36],"to":[37,49,52,61],"account":[38],"for":[39],"both":[40],"block-internal":[41],"and":[42,45,65],"interconnects-dependent":[43],"dissipation":[44],"we":[46],"extended":[47],"it":[48],"provide":[50],"applicability":[51],"specific":[53],"DSP-related":[54],"structures.":[55],"applied":[57],"modeling":[59],"approach":[60],"several":[62],"architecture":[63],"schemes":[64],"demonstrated":[66],"that":[67],"relatively":[69],"novel":[70],"solution,":[71],"namely":[72],"transfer":[74],"triggered":[75],"architecture,":[76],"can":[77],"be":[78],"most":[80],"power-efficient":[81],"scheme":[82],"DSP":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}