{"id":"https://openalex.org/W2149224357","doi":"https://doi.org/10.1109/iscas.2005.1465800","title":"Behavioural Modeling and Simulation of a Switched-Current Phase Locked Loop","display_name":"Behavioural Modeling and Simulation of a Switched-Current Phase Locked Loop","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2149224357","doi":"https://doi.org/10.1109/iscas.2005.1465800","mag":"2149224357"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465800","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034122422","display_name":"Peter Wilson","orcid":"https://orcid.org/0000-0002-3611-0602"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P. Wilson","raw_affiliation_strings":["School of Electronics and Computer Science, University of Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059555251","display_name":"Reuben Wilcock","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R. Wilcock","raw_affiliation_strings":["School of Electronics and Computer Science, University of Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I43439940"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5174","last_page":"5177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5988243222236633},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5824210047721863},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5315748453140259},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.520412802696228},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5124033093452454},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5102980136871338},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.5076481103897095},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.46388134360313416},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.45967772603034973},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.33625784516334534},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23253679275512695},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19359883666038513},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13901397585868835},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12181851267814636},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12097629904747009},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.08377504348754883}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5988243222236633},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5824210047721863},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5315748453140259},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.520412802696228},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5124033093452454},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5102980136871338},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.5076481103897095},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.46388134360313416},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.45967772603034973},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.33625784516334534},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23253679275512695},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19359883666038513},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13901397585868835},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12181851267814636},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12097629904747009},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.08377504348754883},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465800","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W589355670","https://openalex.org/W1501672482","https://openalex.org/W1506789815","https://openalex.org/W1510619790","https://openalex.org/W1973322955","https://openalex.org/W2075670728","https://openalex.org/W2106060846","https://openalex.org/W2128488436","https://openalex.org/W2134760868","https://openalex.org/W2148992555","https://openalex.org/W2169505283"],"related_works":["https://openalex.org/W1930006379","https://openalex.org/W2152889194","https://openalex.org/W2366556084","https://openalex.org/W1988777083","https://openalex.org/W2537161282","https://openalex.org/W1555025092","https://openalex.org/W799706496","https://openalex.org/W1006619452","https://openalex.org/W2351670330","https://openalex.org/W1588029880"],"abstract_inverted_index":{"Switched-current":[0],"(SI)":[1],"methods":[2],"can":[3,26,99],"provide":[4],"an":[5,23,76],"effective":[6],"route":[7],"to":[8,28,38,62,84,93,167,177],"the":[9,86,89,109,114,132,155,158,169,172],"implementation":[10],"of":[11,44,88,112,157,171,187,206],"analog":[12,117],"IC":[13],"functionality":[14],"using":[15,102,147,188,220],"a":[16,33,50,94,103,136,143,161,213],"standard":[17],"digital":[18],"CMOS":[19],"process.":[20],"Further,":[21],"adopting":[22],"SI":[24,145],"architecture":[25,146],"lead":[27],"equivalent":[29],"performance":[30,87,156,214],"but":[31,203,223],"with":[32,175,198,218,224],"significantly":[34,225],"reduced":[35,226],"area":[36],"compared":[37],"switched":[39],"capacitor":[40],"structures.":[41],"The":[42,73,180,185,193,209],"use":[43],"behavioural":[45,82,148,189],"modeling":[46,181],"and":[47,52,60,124,164],"simulation":[48,201],"at":[49,160],"structural":[51,96],"building":[53,125],"block":[54],"level":[55,163,200],"has":[56,108],"allowed":[57],"architectural":[58],"exploration":[59],"evaluation":[61],"be":[63,100],"carried":[64],"out":[65],"on":[66,70,142],"novel":[67,144],"topologies":[68,123],"based":[69,141],"this":[71],"approach.":[72],"result":[74],"is":[75,183,191,216],"integrated":[77],"design":[78,105,118,133,159,178,211],"flow":[79],"that":[80,98,215],"uses":[81],"models":[83,149,190],"test":[85],"circuit,":[90],"leading":[91],"directly":[92],"synthesized":[95],"model":[97],"verified":[101],"common":[104],"platform.":[106],"This":[107],"obvious":[110],"benefit":[111],"reducing":[113],"full":[115],"custom":[116],"effort":[119],"required":[120],"when":[121],"developing":[122],"blocks":[126],"for":[127,135],"new":[128],"processes.":[129],"We":[130],"describe":[131],"approach":[134,182],"phase":[137],"locked":[138],"loop":[139,173],"(PLL)":[140],"written":[150],"in":[151],"VHDL-AMS.":[152],"Simulations":[153],"demonstrate":[154],"high":[162],"are":[165,196],"used":[166],"optimize":[168],"behaviour":[170],"response":[174],"regard":[176],"specifications.":[179],"explained.":[184],"advantage":[186],"highlighted.":[192],"resulting":[194,210],"simulations":[195],"consistent":[197],"transistor":[199],"results,":[202],"several":[204],"orders":[205],"magnitude":[207],"faster.":[208],"achieves":[212],"comparable":[217],"designs":[219],"current":[221],"techniques,":[222],"area.":[227]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}