{"id":"https://openalex.org/W2170252664","doi":"https://doi.org/10.1109/iscas.2005.1465720","title":"New Graph Transformation Schemes in Graph-based Memory Allocation Method for an Indirect Addressing DSP","display_name":"New Graph Transformation Schemes in Graph-based Memory Allocation Method for an Indirect Addressing DSP","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2170252664","doi":"https://doi.org/10.1109/iscas.2005.1465720","mag":"2170252664"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112415065","display_name":"Nobuhiko Sugino","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Sugino","raw_affiliation_strings":["Department of Advanced Applied Electronics, Tokyo Institute of Technology, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Advanced Applied Electronics, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112643735","display_name":"T. Matsuura","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Matsuura","raw_affiliation_strings":["Department of Advanced Applied Electronics, Tokyo Institute of Technology, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Advanced Applied Electronics, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026294946","display_name":"Akinori Nishihara","orcid":"https://orcid.org/0000-0002-0191-4328"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Nishihara","raw_affiliation_strings":["Center for Research and Development of Educational Technology, Tokyo Institute of Technology, Meguro, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Research and Development of Educational Technology, Tokyo Institute of Technology, Meguro, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26729191,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e80 a","issue":null,"first_page":"4855","last_page":"4858"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9818999767303467,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9818999767303467,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14276","display_name":"Power Systems and Technologies","score":0.9595000147819519,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7976253032684326},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5626487135887146},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.5306678414344788},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.4241844117641449},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4157934784889221},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3666388988494873}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7976253032684326},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5626487135887146},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.5306678414344788},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.4241844117641449},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4157934784889221},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3666388988494873},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W359031792","https://openalex.org/W384356085","https://openalex.org/W612002107","https://openalex.org/W1926990420","https://openalex.org/W2104891966","https://openalex.org/W2113298923","https://openalex.org/W2159798336","https://openalex.org/W2162736781","https://openalex.org/W3030505298","https://openalex.org/W4234197339","https://openalex.org/W6612167208","https://openalex.org/W6613013988","https://openalex.org/W6618976293","https://openalex.org/W7039807804"],"related_works":["https://openalex.org/W2390348052","https://openalex.org/W2065566231","https://openalex.org/W2390600871","https://openalex.org/W2363399630","https://openalex.org/W2148867666","https://openalex.org/W2074772664","https://openalex.org/W2319687164","https://openalex.org/W2379188611","https://openalex.org/W2378332951","https://openalex.org/W2031991003"],"abstract_inverted_index":{"For":[0],"indirect":[1],"addressing":[2],"DSPs,":[3],"a":[4,19,25,37],"novel":[5],"memory":[6,21,47,60,64],"address":[7],"allocation":[8,48,61,65],"method":[9,17],"based":[10],"on":[11],"graph":[12,26],"representation":[13],"is":[14,41,49],"presented.":[15],"The":[16,51],"translates":[18],"given":[20],"access":[22],"sequence":[23],"into":[24,31],"notation,":[27],"and":[28,63],"transforms":[29],"it":[30],"line-shaped":[32],"graphs.":[33],"At":[34],"the":[35,58],"transformation,":[36],"cost":[38,53],"evaluation":[39],"measure":[40],"newly":[42],"introduced,":[43],"so":[44],"that":[45],"efficient":[46],"given.":[50],"proposed":[52],"functions":[54],"are":[55],"applied":[56],"to":[57],"existing":[59],"method,":[62],"results":[66],"derived":[67],"for":[68],"several":[69],"examples":[70],"show":[71],"its":[72],"effectiveness.":[73]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}