{"id":"https://openalex.org/W2149478331","doi":"https://doi.org/10.1109/iscas.2005.1465716","title":"A Flexible ADC Approach for Mixed-signal SoC Platforms","display_name":"A Flexible ADC Approach for Mixed-signal SoC Platforms","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2149478331","doi":"https://doi.org/10.1109/iscas.2005.1465716","mag":"2149478331"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082449779","display_name":"A. Zanikopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A. Zanikopoulos","raw_affiliation_strings":["Mixed-signal Microelectronics Group, Eindhovan University of Technology, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mixed-signal Microelectronics Group, Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010280308","display_name":"Pieter Harpe","orcid":"https://orcid.org/0000-0002-6542-0001"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"P. Harpe","raw_affiliation_strings":["Mixed-signal Microelectronics Group, Eindhovan University of Technology, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mixed-signal Microelectronics Group, Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113689087","display_name":"Hans Hegt","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"H. Hegt","raw_affiliation_strings":["Mixed-signal Microelectronics Group, Eindhovan University of Technology, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mixed-signal Microelectronics Group, Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087716507","display_name":"Arthur van Roermund","orcid":"https://orcid.org/0000-0003-3865-3050"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A. van Roermund","raw_affiliation_strings":["Mixed-signal Microelectronics Group, Eindhovan University of Technology, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mixed-signal Microelectronics Group, Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":2.65,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.89292979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"4839","last_page":"4842"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7692830562591553},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.742831826210022},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7355379462242126},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6682600378990173},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.662309467792511},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6529842615127563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6310051679611206},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5531347393989563},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.49130120873451233},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4831923544406891},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4788820147514343},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4759366512298584},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4166174530982971},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1502251923084259},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14168709516525269},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10009729862213135}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7692830562591553},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.742831826210022},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7355379462242126},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6682600378990173},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.662309467792511},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6529842615127563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6310051679611206},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5531347393989563},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.49130120873451233},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4831923544406891},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4788820147514343},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4759366512298584},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4166174530982971},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1502251923084259},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14168709516525269},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10009729862213135},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/iscas.2005.1465716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/fd31233a-b859-4b1b-81eb-1a796a0a75cd","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/fd31233a-b859-4b1b-81eb-1a796a0a75cd","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Zanikopoulos, A, Harpe, P J A, Hegt, J A & Roermund, van, A H M 2005, A Flexible ADC Approach for Mixed-signal SoC Platforms. in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 2005) 23 - 26 May 2005, Kobe, Japan. Institute of Electrical and Electronics Engineers, Piscataway, New Jersey, USA, pp. 4839-4852, 2005 IEEE International Symposium on Circuits and Systems (ISCAS 2005), Kobe, Japan, 23/05/05.","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:662076","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=662076","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:library.tue.nl:662076","is_oa":false,"landing_page_url":"http://repository.tue.nl/662076","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:tue:oai:pure.tue.nl:publications/fd31233a-b859-4b1b-81eb-1a796a0a75cd","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/fd31233a-b859-4b1b-81eb-1a796a0a75cd","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 2005) 23 - 26 May 2005, Kobe, Japan, 4839 - 4852","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1529130237","https://openalex.org/W1568243391","https://openalex.org/W2071366656","https://openalex.org/W2101468035","https://openalex.org/W2106553891","https://openalex.org/W2128917776","https://openalex.org/W2140351762","https://openalex.org/W2150507709","https://openalex.org/W2152434001"],"related_works":["https://openalex.org/W4242619554","https://openalex.org/W2170430628","https://openalex.org/W2023977730","https://openalex.org/W2119527718","https://openalex.org/W2121364018","https://openalex.org/W2151657833","https://openalex.org/W4235353373","https://openalex.org/W1502098592","https://openalex.org/W2074890988","https://openalex.org/W1585773602"],"abstract_inverted_index":{"Time-to-market":[0],"pressure":[1],"and":[2,38,57,65,116],"increased":[3],"design":[4,16,28,62],"complexity":[5],"has":[6,35],"created":[7],"what":[8],"is":[9],"called":[10],"a":[11,21,72,78,91],"\"design":[12],"gap\"":[13],"in":[14],"the":[15,26,32,46,60,81,88,98,103,109],"of":[17,49,55,90],"systems-on-chip":[18],"(SoC).":[19],"As":[20],"solution":[22,79],"to":[23,41,80,108],"that":[24],"problem":[25],"platform-based":[27],"(PBD),":[29],"based":[30,96],"on":[31,97],"design-reuse":[33],"methodology,":[34],"been":[36],"proposed,":[37],"successfully":[39],"applied":[40],"digital":[42],"systems.":[43],"However,":[44],"nowadays,":[45],"analog":[47],"part":[48],"SoC":[50],"does":[51],"not":[52],"take":[53],"advantage":[54],"PBD":[56],"therefore":[58],"dominates":[59],"overall":[61],"time,":[63],"cost":[64],"risk.":[66],"In":[67],"this":[68],"paper":[69],"we":[70,86,112,117],"propose":[71],"mixed-signal":[73],"FPGA":[74],"(FPMA)":[75],"platform":[76,95],"as":[77],"problems":[82],"described":[83],"above.":[84],"Specifically,":[85],"address":[87],"feasibility":[89],"flexible":[92],"reprogrammable/reconfigurable":[93],"ADC":[94,121],"pipelined":[99],"architecture.":[100],"We":[101],"discuss":[102],"programmability":[104],"issues":[105],"with":[106],"respect":[107],"performance-flexibility":[110],"trade-offs,":[111],"justify":[113],"our":[114],"decisions":[115],"demonstrate":[118],"several":[119],"possible":[120],"architectures.":[122]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}